Download the full-sized PDF of Accelerated Verification of Integrated Circuits Against the Effects of Process, Voltage and Temperature VariationsDownload the full-sized PDF



Permanent link (DOI):


Export to: EndNote  |  Zotero  |  Mendeley


This file is in the following communities:

Graduate Studies and Research, Faculty of


This file is in the following collections:

Theses and Dissertations

Accelerated Verification of Integrated Circuits Against the Effects of Process, Voltage and Temperature Variations Open Access


Other title
Integrated circuits
Type of item
Degree grantor
University of Alberta
Author or creator
Shoniker, Michael
Supervisor and department
Cockburn, Bruce (Electrical & Computer Engineering)
Han, Jie (Electrical & Computer Engineering)
Examining committee member and department
Moez, Kambiz (Electrical Engineering)
Liang, Hao (Computing Science)
Department of Electrical and Computer Engineering
Integrated Circuits & Systems
Date accepted
Graduation date
Master of Science
Degree level
As Moore's Law continues to drive the advancement of new complementary metal-oxide semiconductor (CMOS) technology generations toward feature sizes in the sub 10 nm regime, the role of process, voltage and temperature (PVT) variations have become increasingly important when designing integrated circuits. Very large scale integration (VLSI) designers are challenged to get millions or even billions of transistors to reliably operate over a wide range of possible operating conditions. This is not an easy task. Variations in transistor properties due to the inherent statistical variability of the fabrication process, power supply voltages, and operating temperatures all determine the conditions that affect the behaviour and/or output of an integrated circuit (IC). IC designers commonly model PVT variations as a combination of discretized values that represent the full range of expected operating conditions and are referred to as PVT corners. Designing such a large system of transistors, while ensuring that a high yield of devices will operate correctly, requires designers to consider all possible combinations of PVT corners to determine the worst-case performance of a circuit during the verification process. Traditional verification methods require SPICE level circuit simulations for every possible PVT corner to find the worst-case performance of a circuit, which has become both time consuming and computationally expensive as modern designs can have several thousands of PVT corners. The PVT verification problem can be treated as a mathematical optimization problem. This thesis proposes a verification method that uses a machine learning model and heuristics to determine worst-case PVT corners without the need for simulating all possible combinations. The Rapid PVT Verification (RPV) algorithm that was developed employs a Gaussian process model (GPM) to extract information generated by PVT simulations to create a model of a given circuit's output behaviour. Heuristics are used to further exploit the information provided by the GPM to determine if the global optimum (worst-case) has been found by the algorithm to a certain degree of confidence.
This thesis is made available by the University of Alberta Libraries with permission of the copyright owner solely for the purpose of private, scholarly or scientific research. This thesis, or any portion thereof, may not otherwise be copied or reproduced without the written consent of the copyright owner, except to the extent permitted by Canadian copyright law.
Citation for previous publication

File Details

Date Uploaded
Date Modified
Audit Status
Audits have not yet been run on this file.
File format: pdf (PDF/A)
Mime type: application/pdf
File size: 2861010
Last modified: 2016:11:16 15:20:33-07:00
Filename: Shoniker_Michael_G_201509_MSc3.pdf
Original checksum: 8017ef86ca03531b31fcf17f0691c175
Activity of users you follow
User Activity Date