This decommissioned ERA site remains active temporarily to support our final migration steps to https://ualberta.scholaris.ca, ERA's new home. All new collections and items, including Spring 2025 theses, are at that site. For assistance, please contact erahelp@ualberta.ca.
Search
Skip to Search Results
Filter
Subject / Keyword
Languages
Supervisors
Author / Creator / Contributor
Year
Collections
Item type
-
Input Space Partitioning and Other Heuristics for Minimizing the Number of Corner Simulations During Design Verification
DownloadFall 2017
The continuing reduction in the feature sizes of the latest CMOS (Complementary Metal-Oxide-Semiconductor) technologies allow faster, more compact, and more energy-efficient integrated circuits (ICs). On the downside, the performance of each transistor becomes harder and harder to characterise...
1 - 1 of 1