Download the full-sized PDF of Real-Time Emulation of Electrical Machines for Hardware-in-the-Loop ApplicationsDownload the full-sized PDF



Permanent link (DOI):


Export to: EndNote  |  Zotero  |  Mendeley


This file is in the following communities:

Graduate Studies and Research, Faculty of


This file is in the following collections:

Theses and Dissertations

Real-Time Emulation of Electrical Machines for Hardware-in-the-Loop Applications Open Access


Other title
Permanent Magnet Synchronous Motor
Hardware-in-the-Loop Application
Real-Time Simulation
Field Programmable Gate Arrays (FPGA)
Magnetic Equivalent Circuit Model
Analytical Space Harmonic Model
Induction Machine
Electrical Machines
Type of item
Degree grantor
University of Alberta
Author or creator
Roshandel Tavana, Nariman
Supervisor and department
Dinavahi, Venkata (Electrical and Computer Engineering)
Examining committee member and department
Jiang, Hai (Electrical and Computer Engineering, University of Alberta)
Zhao, Qing (Electrical and Computer Engineering, University of Alberta)
Khajehoddin, Ali (Electrical and Computer Engineering, University of Alberta)
Abdel-Rady I. Mohamed, Yasser (Electrical and Computer Engineering, University of Alberta)
Filizadeh, Shaahin (Electrical and Computer Engineering, University of Manitoba)
Department of Electrical and Computer Engineering
Energy Systems
Date accepted
Graduation date
Doctor of Philosophy
Degree level
Electrical machines are the critical components of many industrial systems, and their design, test, and simulation are now becoming increasingly demanding due to emphasis on energy efficiency, and performance improvement. Today, hardware-in-the-loop (HIL) technology is progressively being utilized as the preferred, reliable, cost-effective alternative in a virtual scenario for tedious, time-consuming, and expensive tests on real devices. Thus, real-time digital hardware emulation of electrical machines in HIL configuration allows engineers to test the newly prototyped drive systems or controllers against the virtual machine model under hazardous and abnormal conditions in a non-destructive manner. Moreover, in the design procedure the emulated machine model can help designers optimize the machine performance by running the real-time model as many times as they need to reach the desired goals in a short time. Owing to the rapid advances in the digital hardware technology, field programmable gate arrays (FPGAs) are gaining increasing popularity as the fastest, most reliable, and preferred computational engine by providing high frequency computational clock cycle and massive amount of logic resources for various computationally expensive applications. This thesis provides a framework for real-time emulation of commonly used electrical machines with different levels of modeling complexity. The FPGA is employed in this work for the high performance data processing to meet the stringent real-time step-size constraints. The FPGA-based real-time emulated machine performances are compared with the experimental measurements and finite element solutions to demonstrate the accuracy and effectiveness of the proposed approaches for HIL applications.
Permission is hereby granted to the University of Alberta Libraries to reproduce single copies of this thesis and to lend or sell such copies for private, scholarly or scientific research purposes only. The author reserves all other publication and other rights in association with the copyright in the thesis and, except as herein before provided, neither the thesis nor any substantial portion thereof may be printed or otherwise reproduced in any material form whatsoever without the author's prior written permission.
Citation for previous publication
Chapter 3 has been published: N. R. Tavana, and V. Dinavahi, “A general framework for FPGA-based real-time emulation of electrical machines for HIL applications”, IEEE Trans. on Industrial Electronics, vol. 62, no. 4, pp. 2041-2053, April, 2015.Chapter 4 has been submitted: N. R. Tavana, and V. Dinavahi, “Real-Time Nonlinear Magnetic Equivalent Circuit Model of Induction Machine on FPGA for Hardware-in-the-Loop Simulation”, IEEE Trans. on Energy Conversion, pp. 1-9, submitted on February, revised on May, and revised on August, 2015.First part of chapter 5 has been published: N. R. Tavana, A. Shoulaie, and V. Dinavahi, “Analytical Modeling and Design Optimization of Linear Synchronous Motor With Stair-Step-Shaped Magnetic Poles for Electromagnetic Launch Applications”, IEEE Trans. on Plasma Science, vol. 40, no. 2, pp. 519-527, February, 2012.Second part of chapter 5 has been published: N. R. Tavana, and V. Dinavahi, “Real-Time FPGA-Based Analytical Space Harmonic Model of Permanent Magnet Machines for Hardware-in-the-Loop Simulation”, IEEE Trans. on Magnetics, vol. 51, no. 8, pp. 1-9, August, 2015.

File Details

Date Uploaded
Date Modified
Audit Status
Audits have not yet been run on this file.
File format: pdf (PDF/A)
Mime type: application/pdf
File size: 16477133
Last modified: 2016:06:24 18:35:42-06:00
Filename: Roshandel Tavana_Nariman_201508_PhD.pdf
Original checksum: 5ee08d4b0ab1b31041fd97d67c4f4d46
Activity of users you follow
User Activity Date