Download the full-sized PDF of A Low Jitter Digital PLL based on Mixed Mode Phase AccumulatorDownload the full-sized PDF



Permanent link (DOI):


Export to: EndNote  |  Zotero  |  Mendeley


This file is in the following communities:

Graduate Studies and Research, Faculty of


This file is in the following collections:

Theses and Dissertations

A Low Jitter Digital PLL based on Mixed Mode Phase Accumulator Open Access


Other title
Dither-less digital PLL
Mixed mode phase accumulator
Hybrid phase detector
Type of item
Degree grantor
University of Alberta
Author or creator
Nag, Amlan
Supervisor and department
Hossain, Masum (Electrical and Computer Engineering)
Examining committee member and department
Elliot Duncan (Electrical and Computer Engineering)
Moez, Kambiz (Electrical and Computer Engineering)
Hossain, Masum (Electrical and Computer Engineering)
Department of Electrical and Computer Engineering
Integrated Circuits and Systems
Date accepted
Graduation date
2016-06:Fall 2016
Master of Science
Degree level
Low phase noise frequency synthesizers are of primary importance in modern RF communication systems to maintain signal integrity. Since current technologies are going mobile, without much reduction of operating speed, a low phase noise TDC less digital PLL is proposed in this thesis. A dual edge sampled hybrid PD is proposed and incorporated in the PLL design. It consists of an analog S/H circuit and a hard decision circuit. The decision circuit serves as a Bang Bang PD (BBPD), while analog sampled voltage provides continuous phase error information. Mixed mode phase accumulator, which is a combination of a continuous time phase accumulator (VCO) and a discrete time phase accumulator (DTPA), is used which gives direct control over oscillator phase, without actually changing the phase/frequency of VCO. Quantization noise introduced by the BBPD is not eliminated, but bypassed in the feedback path with the help of hybrid PD and mixed mode phase accumulator without altering VCO control nodes. Therefore, this PLL generates a clean ditherless clock signal almost comparable to analog PLL. The design implementation, circuit simulation and measurement results of the proposed dither-less DPLL is presented in this dissertation. The prototype chip fabricated in 65nm CMOS process occupies a die area of 0.15275 mm2 and achieves a phase noise of -123 dBc/Hz at 1 MHz offset with 264 fs integrated jitter.
This thesis is made available by the University of Alberta Libraries with permission of the copyright owner solely for the purpose of private, scholarly or scientific research. This thesis, or any portion thereof, may not otherwise be copied or reproduced without the written consent of the copyright owner, except to the extent permitted by Canadian copyright law.
Citation for previous publication

File Details

Date Uploaded
Date Modified
Audit Status
Audits have not yet been run on this file.
File format: pdf (PDF/A)
Mime type: application/pdf
File size: 4606595
Last modified: 2016:11:16 14:12:36-07:00
Filename: Nag_Amlan_201608_MSc.pdf
Original checksum: 4db5eb3eb3336769b762dd661493c8a1
Activity of users you follow
User Activity Date