Search

Skip to Search Results
  • Spring 2013

    Marshall, Philip A.

    Highly parallel VLSI implementations of low-density parity-check (LDPC) block code decoders have a large number of interconnections, which can result in designs with low logic density. Bit-serial architectures have been developed that reduce the number of wires needed. However, they do not...

1 - 1 of 1