Download the full-sized PDF of An Energy-efficient, Wide-band Asynchronous Transceiver for Wireless Sensor NetworksDownload the full-sized PDF


Download  |  Analytics

Export to: EndNote  |  Zotero  |  Mendeley


This file is in the following communities:

Faculty of Graduate Studies and Research


This file is not currently in any collections.

An Energy-efficient, Wide-band Asynchronous Transceiver for Wireless Sensor Networks Open Access


Other title
IBM 130nm digital CMOS process
Asynchronous Tranceiver
Wireless Sensor Networks
FPGA implementation
Type of item
Degree grantor
University of Alberta
Author or creator
Ahmadi Najafabadi, Malihe
Supervisor and department
Dr. Bruce Cockburn, Electrical and Computer Engineering Department
Dr. Christian Schlegel, Computer Scienece Department
Examining committee member and department
Dr. Janelle Harms, Computer Scienece Department
Dr. Christian Schlegel, Computer Scienece Department
Dr. Jie Han, Electrical and Computer Engineering Department
Dr. Bruce Cockburn, Electrical and Computer Engineering Department
Department of Electrical and Computer Engineering
Date accepted
Graduation date
Master of Science
Degree level
Medium access in applications of wireless sensor networks is often uncoordinated while sensor nodes communicate bursty flows of data. Therefore random-access packet-based communication schemes are suitable for such networks. Preamble detection is an important task in packet-based communication protocols. The implementation of a previously proposed preamble detection scheme for low-power, wide-band, asynchronous packet communications is proposed that has built-in characterization features. A digital baseband design for the transmitter part of this scheme was fabricated on IBM Corporation's 130-nm digital CMOS process. Silicon prototypes of the fabricated design were successfully tested. The receiver design of the packet-based communications was prototyped on a Xilinx FPGA. The main goal of this thesis was to first measure the performance of the preamble detector at hardware speed. The second goal was to optimize the detector to reduce its area and power consumption. The optimized preamble detection design was also implemented on a Xilinx FPGA. Test measurements showed that its performance closely follows the non-optimized preamble detection design with half the area and power usage. The presented optimized preamble detection design can be utilized in low-power, high-data-rate applications of wireless sensor networks.
Permission is hereby granted to the University of Alberta Libraries to reproduce single copies of this thesis and to lend or sell such copies for private, scholarly or scientific research purposes only. Where the thesis is converted to, or otherwise made available in digital form, the University of Alberta will advise potential users of the thesis of these terms. The author reserves all other publication and other rights in association with the copyright in the thesis and, except as herein before provided, neither the thesis nor any substantial portion thereof may be printed or otherwise reproduced in any material form whatsoever without the author's prior written permission.
Citation for previous publication

File Details

Date Uploaded
Date Modified
Audit Status
Audits have not yet been run on this file.
File format: pdf (Portable Document Format)
Mime type: application/pdf
File size: 44410499
Last modified: 2015:10:12 20:06:14-06:00
Filename: AhmadiNajafabadi_Malihe_Winter2012.pdf
Original checksum: eb40d5052d780df00956462b5f645a8a
Well formed: true
Valid: true
File title: Introduction
Page count: 111
Activity of users you follow
User Activity Date