ERA

Download the full-sized PDF of Low Power Digital Receivers for Multi-Gb/s Wireline/Optical CommunicationDownload the full-sized PDF

Analytics

Share

Permanent link (DOI): https://doi.org/10.7939/R3WH2DS61

Download

Export to: EndNote  |  Zotero  |  Mendeley

Communities

This file is in the following communities:

Graduate Studies and Research, Faculty of

Collections

This file is in the following collections:

Theses and Dissertations

Low Power Digital Receivers for Multi-Gb/s Wireline/Optical Communication Open Access

Descriptions

Other title
Subject/Keyword
Concurrent DC and Timing recovery
Wireline receivers
Sequence Detection
Burst mode optical receiver
Type of item
Thesis
Degree grantor
University of Alberta
Author or creator
Hossain, A K M Delwar
Supervisor and department
Masum Hossain, Department of Electrical and Computer Engineering
Examining committee member and department
Duncan Elliott, Department of Electrical and Computer Engineering
Kambiz Moez, Department of Electrical and Computer Engineering
Department
Department of Electrical and Computer Engineering
Specialization
Integrated Circuits and Systems
Date accepted
2017-01-27T13:20:24Z
Graduation date
2017-06:Spring 2017
Degree
Master of Science
Degree level
Master's
Abstract
As the gate length scaling continues to less than 10nm, digital performances of integrated circuits (IC) continue to improve at a faster rate than their analog performances. This naturally leads to a trend where traditional high-speed mixed signal transceivers have to be replaced by their digital counterparts. For a wireline receiver, this means replacing traditional analog mixed signal equalizers with digital equalization techniques while still fitting within challenging power budget. Similarly, traditional optical receivers use analog mixed signal techniques to solve data dependent DC offset, burst mode timing recovery, etc. This work introduces fully digital techniques to address these challenges to design compact, low power digitally-enhanced optical receivers. The first receiver architecture of this dissertation describes the design technique of energy-efficient sequence detection and equalization without the use of any ADC and DSP. This scheme takes advantage of the inter-symbol-interference (ISI) in the channel to reconstruct the time domain bit sequence. It is the most power efficient digital receiver reported to date. It improves power efficiency i.e. power consumed per bit by 2.5X and power consumed per bit per dB channel loss by 2.65X of the state-of-art. The second receiver takes the architecture of the first receiver and modifies it to introduce data trace-back. This is the first-time implementation of data trace-back in SerDes. The data trace-back improves noise immunity and the voltage margin of the system. The added data trace-back with the decision feedback equalization (DFE) improved BER from 10-10 (DFE only) to 10-12. The third receiver architecture describes a low power 7-10 Gb/s burst mode DC-coupled receiver for photonic switch networks. The concurrent operation of DC and timing recovery implies low latency in burst mode receivers. DC is recovered using SAR (successive approximation register) logic within 6 cycles of 1/8th of data rate clock, which is 6.5X improvement from the current state-of-art. It consumes only 32.7 mW during runtime.
Language
English
DOI
doi:10.7939/R3WH2DS61
Rights
This thesis is made available by the University of Alberta Libraries with permission of the copyright owner solely for the purpose of private, scholarly or scientific research. This thesis, or any portion thereof, may not otherwise be copied or reproduced without the written consent of the copyright owner, except to the extent permitted by Canadian copyright law.
Citation for previous publication
“"A 35 mW 10 Gb/s ADC-DSP less direct digital sequence detector and equalizer in 65nm CMOS," A. D. Hossain, Aurangozeb, M. Mohammad and M. Hossain, 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits), Honolulu, HI, 2016, pp. 1-2.SUBMITTED for publication "Burst Mode Optical Receiver with 10ns Lock Time Based on Concurrent DC Offset and Timing Recovery Technique," A. D. Hossain, Aurangozeb and M. Hossain, IEEE Transactions on Circuits and Systems I.

File Details

Date Uploaded
Date Modified
2017-01-27T20:20:25.104+00:00
Audit Status
Audits have not yet been run on this file.
Characterization
File format: pdf (PDF/A)
Mime type: application/pdf
File size: 10020671
Last modified: 2017:06:13 12:10:45-06:00
Filename: HOSSAIN_AKMDELWAR_201701_MSC.pdf
Original checksum: e12373df781daa530280315ec5a1cd5c
Activity of users you follow
User Activity Date