NL-91 (4/77)

National Library of Canada

Bibliothèque nationale du Canada

Canadian Theses Division

Division des thèses canadiennes

Ottawa, Canada K1A 0N4

PERMISSION TO MICROFILM AUTO	RISATION DE MICROFILMER
Please print or type _ Écrire en lettres moulées ou dactylograp	
Full Name of Author — Nom complet de l'auteur	nier
JOHN CHUN-SING. LAN	1
Date of Birth — Date de naissance	Country of Birth — Lieu de naissance
06/07/51	HONG KONG
Permanent Address — Résidence fixe	1 (70.00) (20.00)
AI-D SHOUSON HILL ROAD	
G/F HONG KONG	
Title of Thesis — Titre de la thèse	
On Optimizing Processor Bounds Theoretical Algorithms	
University — Université	
U OF ALBERTA	•
Degree for which thesis was presented — Grade pour lequel cette	thèse fut présentée
M. S.C	
Year this degree conferred — Année d'obtention de ce grade	Name of Supervisor — Nom du directeur de thèse
1979	Dr I-Ngo Chen
	·
Permission is hereby granted to the NATIONAL LIBRARY OF: CANADA to microfilm this thesis and to lend or sell copies of the film.	L'autorisation est, par la présente, accordée à la BIBLIOTHÈ- QUE NATIONALE DU CANADA de microfilmer cette thèse et de prêter ou de vendre des exemplaires du film.
The author reserves other publication rights, and neither the thesis nor extensive extracts from it may be printed or otherwise reproduced without the author's written permission.	L'auteur se réserve les autres droits de publication; ni la thèse ni de longs extraits de celle-ci ne doivent être imprimés ou autrement reproduits sans l'autorisation écrite de l'auteur.
Date	Signature
Oct. 1 1079.	



National Library of Canada

Cataloguing Branch Canadian Theses Division

Ottawa, Canada K1A 0N4

NOTICE

Bibliothèque nationale du Canada

Direction du catalogage Division des thèses canadiennes

AVIS

The quality of this microfiche is heavily dependent upon the quality of the original thesis submitted for microfilming. Every effort has been made to ensure the highest quality of reproduction possible.

If pages are missing, contact the university which granted the degree.

Some pages may have indistinct print especially if the original pages were typed with a poor typewriter ribbon or if the university sent us a poor photocopy.

Previously copyrighted materials (journal articles, published tests, etc.) are not filmed.

Reproduction in full or in part of this film is governed by the Canadian Copyright Act, R.S.C. 1970, c. C-30. Please read the authorization forms which accompany this thesis.

HAS BEEN MICROFILMED EXACTLY AS RECEIVED

La qualité de cette microfiche dépend grandement de qualité de la thèse soumise au microfilmage. Nous avor tout fait pour assurer une qualité supérieure de reproduction.

S'il manque des pages, veuillez communiquer ave l'université qui a conféré le grade.

¿ La qualité d'impression de certaines pages per laisser à désirer, surtout si les pages originales ont ét dactylographiées à l'aide d'un ruban usé ou si l'universit nous a fait parvenir une photocopie de mauvaise qualité

Les documents qui font déjà l'objet d'un droit d'au teur (articles de revue, examens publiés, etc.) ne sont pa microfilmés.

La reproduction, même partielle, de ce microfilm es soumise à la Loi canadienne sur le droit d'auteur, SR(1970, c. C-30. Veuillez prendre connaissance des formules d'autorisation qui accompagnent cette thèse.

LA THÈSE A ÉTÉ MICROFILMÉE TELLE QUE NOUS L'AVONS REÇUE

THE UNIVERSITY OF ALBERTA

ON OPTIMIZING PROCESSOR BOUNDS OF CERTAIN PARALLEL GRAPH
THEORETICAL ALGORITHMS

by

JOHN CHUN-SING LAM

A THESIS

SUBMITTED TO THE FACULTY OF GRADUATE STUDIES AND RESEARCH
IN FARTIAL FULFILMENT OF THE REQUIREMENTS FOR THE DEGREE
OF MASTER OF SCIENCE

DEPARTMENT OF COMPUTING SCIENCE

EDMONTON, ALEERTA
FALL, 1979

THE UNIVERSITY OF ALBERTA FACULTY OF GRADUATE STUDIES AND RESEARCH

The undersigned certify that they have read, and recommend to the Faculty of Graduate Studies and Research, for acceptance, a thesis entitled "Cn Optimizing Processor Bounds of Certain Parallel Graph Theoretical Algorithms" submitted by John Chun-Sing Lam.in partial fulfilment of the requirements for the degree of Master of Science.

Supervisor

Whathou

Date September 26, 1979.

ABSTRACT

Under an idealized model of parallel computation, parallel graph theoretical algorithms are studied using adjacency matrices as the representation of graphs. Two optimal algorithms for computing A(n) = a(1)@a(2)@...@a(n) are presented whose time bounds are proven to be equal to the theoretical lower time bounds in both bounded and unbounded parallelism, where @ is binary associative. The technique for processor optimization is demonstrated through and example on graph problem: finding the connected components of an n-node undirected graph. Efficient parallel graph algorithms for detecting the existence of negative cycles, finding the strongly connected components, verifying unilateral connectivity and adjusticness of an n-node directed graph are developed. Each algorithm runs in O(log n(n²-81)/P) time with P \le n²-81/log n processors.

ACKNOWLEDGEMENTS.

I would like to thank Dr. I-Ngo Chen, my supervisor, and Dr. Francis Chin for their generous support and guidance throughout the development of this thesis. I am also grateful for the valuable comments and careful reading of the thesis by Dr. H.L. Abbott. I would also like to express special thanks to Jim Achugbue, Elton Ho and Jim Lamont for their valuable discussions and laborious proof-reading of the manuscript.

A special note of thanks must go to my parents and my fiancee, Eva, to whom this thesis is dedicated, for their patience, encouragement and support.

I gratefully acknowledge the financial support from the Department of Computing Science in the form of teaching assistantship, and the National Research Council of Canada in the form of research assistantship, through Grant, A7133 to Dr. I-Ngo Chen.

TABLE OF CONTENTS
CHAPTER
INTRODUCTION
. I. I Model and Measurements of Parallel Computation
1.1.1 Model of Parallel Computation
Mongues and All 1 2 Mongues and All 1 All 2 Mongues and All 2 Mongues and All 1 All 2 Mongues and All 2 Mong
1.2 Definitions and Ponrogentation
1.2.1 Definitions
1.2.2 Representation of Graphs
1.3 Previous Results
2 LOWER BOUNDS AND BASIC ALGORITHMS
2. Lower Bounds
24.2 Basic Algorithms
2.2.1 Computation of A(n)
2.2.2 Matrix Multiplication
3 SOME GRAPH CONNECTIVITY PROBLEMS
3.1 Finding Connected Components of
3.1.1 General Hirschberg's Algorithm
3.1.2 Corrections of Hirschberg's Algorithm 34
3.1.3 Modified Hirschberg's Algorithm41
3.1.4 Applications of Modified Hirschberg's
3.2 Some Connectitvity Problems in Directed Graphs . 59
CONCLUSION
REFERENCES

LIST OF TABLES

lable .	Description	a ge
I Summary of Previous	Results on Graph Problems	14
2 Total Time and Proce	essor Requirements for	52

LIST OF FIGURES

Figu	re Page
1	Hirschberg's Algorithm CONNECT for Finding the Connected Components
2	Counter Example for Algorithm CONNECT
3	Modified Hischberg's Algorithm
13 4	Partition of m Groups into K Sets 46
5	Algorithm SPAN.TREE 56

CHAPTER I

INTRODUCTION

of the generality in their mathematical Because structure, graphs have proven to be a useful abstraction cete objects and binary relations are dealt They have aided analysis in biology, chemistry, computing science, electrical and civil engineering, operations research, linguistics, sociology and many more. uses of graphs require many graph theoretical These algorithms. Consequently, since the early sixties, a great of effort has been directed to producing and analysing graph theoretical algorithms. However, the graphs resulting from many real-life problems are often so large that the worst case complexity analysis is extremely pessimistic. This necessitates the development of more efficient and economical algorithms.

been used in the literature. The first technique is to search for better algorithms with respect to time. The second method is to improve the circuit switching speeds technologically. The third way is via parallel processing. In particular, parallel computers which are capable of performing several independent operations concurrently are designed which tradeoff the amount of hardware for computation time.

Tremendous progress has been made along the first two lines for the past two decades. But optimal algorithms can be improved no more in the first approach, yet may still be unwieldly for large graphs. And as improvements in switching devices and miniaturization rapidly reach their physical limits, it is evident that any significant improvement in processing speed must be obtained by the concurrent processing of a number of operations. For the third approach, various multiple-processor systems have been proposed and constructed. As a result of the recent revolution of microprocessors and the steadily dropping hardware prices, large-scale parallel computers with as many as 214 to 216 processors have become feasible [33,40].

Since a parallel algorithm, may be obtained by recognizing the inherent parallelism of a sequential algorithm, many people think that parallel computations are mere extensions of sequential computations. This intuition is not always correct. Adopting an efficient sequential algorithm, such as depth-first search, on a parallel computer is clearly far from ortimal. Conversely an inefficient sequential algorithm, such as finding transitive closure by matrix multiplication, can lead to an efficient parallel algorithm. Moreover, to recognize the inherent parallelism of many sequential algorithms straightforward. Therefore it is a significant and important problem to design efficient parallel algorithms for the parallel computers. However, it is only recently that more

attention has been paid to the development of parallel graph theoretical algorithms [2, 12, 13, 14, 19, 21, 28, 37].

In this thesis, we concentrate our study on graph theoretical algorithms with polynomial complexities (i.e., time, processor and storage complexities are bounded by a polynomial in the size of the problem). The basic idea is to identify the most important parts of an algorithm (i.e. most time or processor consuming), and put most effort into optimizing those parts. Based on this idea, the processor bounds on most of the existing parallel graph algorithms (see Table 1) are improved and in some cases, we show that the processing power is optimally utilized. Also new parallel algorithms for several graph problems are formulated.

To prepare for the discussions in the following chapters, the tackground material is described in this chapter. In Section 1.1, the classification of parallelism, the theoretical model of parallel computation and measurements of parallel complexity are presented. Definitions and representation of graphs are given in Section 1.2. Previous results are briefly summarized in Section 1.3:

1.1 Model and Measurements of Parallel Computation

Existing parallel computers, such as matrix computer ILLIAC IV, pipeline computer CDC STAR 100, associative computer Goodyear STARAN, and multiple-processor system. UNIVAC 1110, are widely different in their architectures and characteristics. A special issue of ACM Computing Surveys [15] provided an excellent survey of these parallel computers. Parallel computers have been categorized in many approaches [5,16,42]. Broadly, they can be classified by the following criteria:

- 1. General or special-purpose system.
- 2. Synchronous or asynchronous executions of the operations.
- Rounded or unbounded parallelism. The former, also called ...

 K-parallelism or K-computation, refers to having a fixed number of K processors available while the latter has an infinite number of processors available.
- Single or multiple instruction streams. In the first case, all processors either execute or ignore the current instruction broadcasted by the control unit, though using different data and depending on a local on/off switch. This is called <u>Single Instruction Stream-Multiple Data Stream (SIMD)</u> In the second case, processors may perform different instructions yeilding the <u>Multiple Instruction Stream-Multiple Data Stream (MIMD)</u>. The terms SIMD and MIMD are due to Flynn [16].

From the classification, one can easily observe that

parallelism has been defined on various levels ranging from the bit to the system level. At a lower level, it may refer to arithmetic operations on the whole word rather than on one bit at a time. At a higher level, called the algorithm level, it may refer to parallel executions of independent statements composing the program. Finally, at the highest level, it may refer to concurrent processes of two or more conceptually distinct and independent programs. In what follows, our attention is limited to algorithm level.

Moreover, the structure and performance of an algorithm will not solely depend on the problem at hand, but also depend on the advantages and limitations of the computer. In order to remove these restrictions and exploit the inherent parallelism, a more flexible and more powerful theoretical model is essential which is discussed in the following section.

I. I. I Model of Parallel Computation

A number of models of parallel computation have been proposed by various authors [2, 11, 13, 19, 20, 27]. The idealized model used in this thesis is similar to Csanky's model [13], which has been widely used, and which satisfies the following assumptions:

(1) An arbitrary number (generally bounded by a polynomial in the size of the problem) of identical processors and

- a sufficiently large memory accessible by each processor are available.
- (2) Instructions are always available for execution as required and are never held up by the central control unit. Processors are synchronized and all instructions executed in parallel are identical (SIMD).
- (3) Initially, the input data is stored in the memory. At any time, two processors may read from but must not write into the same memory location simultaneously.
- (4) Each processor is capable of performing any one of the arithmetic, Boclean and comparison operations. At any time, each processor may fetch its operands from the memory, perform an operation and store the result in the memory in one step called a time unit.
- (5) No memory or data alignment time penalties are incurred.

In reality, all parallel algorithms must deal with the complex problems of data manipulation, storage allocation, memory interference and interprocessor communication. An ideal interconnection network for communications among the n processors and memory should directly link each processor to every other processor and memory, but this is far too costly for large n. To remedy this problem, memory is partitioned into units and different restricted networks have been proposed [38] which cause possibly significant communication delays. For instance, Gentleman [18] pointed out that in the

two-dimensional rectangular grid network, communication delay is the limiting factor for matrix manipulations.

Nevertheless, in some problems, these delays can be minimized by careful redistribution of data and reindexing processors, without significantly affecting the computation time [1, 6, 25, 41].

The unbounded parallel algorithms presented in the following chapters can be transformed to produce the time bounds on the corresponding bounded parallel algorithms. This is demonstrated through an example in Section 3.1.3, which is to find the connected components of an undirected graph, where both bounded and unbounded complexities are given. Furthermore, it is quite easy to extend the algorithms presented here to MIMD systems and the processor requirement may consequently be reduced. Thus, we feel that algorithms developed under such an idealized model will be influential in creating algorithms for realizable parallel computers.

1.1.2 Measurements of Parallel Complexity

The parallel time complexity of the computation is the least number of time units necessary to produce the result rather than the total number of operations performed by all processors. Therefore the processor requirement is regarded as an important parameter. It is of considerable practical interest to evaluate the effectiveness of parallelism. In

order to measure the performance of a parallel algorithm, the size of the problem (e.g., the number of nodes and edges of the graph) has been chosen as a parameter to determine the time, processor and storage requirements.

Let T(P) be the number of time units required by a parallel algorithm using $P \ge 1$ processors. The <u>speedup</u> of the P-processors computation over the corresponding uniprocessor computation is defined as $S(P) = T(1)/T(P) \ge 1$, and the <u>efficiency</u> which indicates the utilization of the processing power is defined as $E(P) = S(P)/P \le 1$.

Our first objective is the construction of efficient parallel graph algorithms ideally exhibiting linear (in P) speedup. This situation is realized only when all P processors are loaded in each time units. However, linear speedup is seldom achievable. In practice, the "fast" speedup is $S(P) = \Im(P/\log P)$, which is acceptable although less than linear. For those existing parallel algorithms with nonlinear speedup, our second objective and the main achievement of this thesis is the minimization of the processor requirement without increasing the time complexity by more than a constant factor.

1.2 <u>Definitions and Representation of Graphs</u>

1.2.1 Definitions

undirected graph G = (V, E) consists of a finite, non-empty set V of n elements called nodes and a set E of m unordered pairs of nodes called edges (v, w). GI = (VI, EI) is subgraph of G if VIC'V and EICE. A directed graph D = (V', E') is defined similarly, except that edges are ordered pairs of nodes; v is called the tail and w the head of the edge (v,w). If $(v,w) \in E$, nodes v and w are adjacent and edge (v,w) is <u>incident</u> on nodes v and w; whereas if $(v,w) \in E^*$, v is said to be adjacent to w while w is adjacent from v, and the directed edge (v, w) is incident from v and to w. The <u>adjacency matrix</u> of a graph is an $n \times n$ matrix A of '0's and 1's, where the $(i,j)-\underline{th}$ element, A(i,j), I if and only if there is an edge from node i to node j. The <u>weight matrix</u> of a weighted graph is an nxn matrix W such that W(i,j) = W(i,j) if there is an edge from node i to node j, and w(i,j) = c otherwise, where w(i,j) is the weight of edge from node i to node j, and c is usually 0 or ∞ which depends on the interpretation of the weight and the problem to be solved. The transitive closure A" of an nxn adjacency matrix A is defined as A+A2+... and the <u>reflexive transitive</u> is defined as I+A" where I is the <u>identity</u> <u>closure</u> of I(i,i) = I and I(i,j) = 0 for $i \neq j$ and matrix, i.e., $1 \le i, j \le n$.

An edge is called a <u>self-loop</u> if it begins and ends at the same node. Iwo edges are said to be <u>parallel</u> if they

also have the same pair of end nodes (in the case of directed graph, if they have the same direction). A graph is $\underline{\text{simple}}$ if it has neither self-loops nor parallel edges. Here and hereafter, the graphs under consideration are simple, and the nodes in an n-node graph are labelled with the integers I through n, i.e., $V = \{1, 2, \ldots, n\}$.

In a graph, a path of length n-1 with endpoints v and w is a sequence of nodes $v = y(1), y(2), \dots, y(n) = v$ such that (y(i-1),y(i)) is an edge for $1 \le i \le n$. A path is simple if $y(1),y(2),\dots,y(n)$ are distinct nodes. A cycle is a simple path from v to v containing at least two edges for directed graph and three edges for undirected graph. A graph which contains no cycle is called acyclic.

V.W & V. there is a path from v to w (i.e., w is said to be reachable from v) and from w to v. A connected component of is a maximal connected subgraph of G, i.e., it is not a subgraph of any other connected subgraph of G. D is strongly connected if every two nodes are mutually reachable; it is unilaterally connected if for any two nodes, at least one is reachable from the other; and it is weakly connected if every two nodes are joined by a path in which the direction of each edge is ignored. A strongly connected component of D is a maximal strongly connected subgraph; a unilaterally connected subgraph; and a weakly connected subgraph; and a weakly connected subgraph; and a weakly connected subgraph. Thus, D is strongly, unilaterally

or weakly connected if and only if it has exactly one corresponding connected component. D is disconnected if it is not even weakly connected.

An undirected acyclic graph is called a <u>forest</u>. A connected forest is called a <u>tree</u> which has a distinguished node, called a <u>root</u> such that every node in the tree is reachable from the root. A <u>terminally</u> (or <u>initially</u>) rooted tree is an connected directed acyclic graph such that the root has no leaving (or entering) edges and other nodes have exactly one leaving (or entering) edge. A <u>spanning tree</u> of G is an undirected tree that connects all nodes in V. In a forest, if there is a path from v to w, then v is an <u>ancestor</u> of w and w is a <u>descendant</u> of v. Furthermore, if (v, w) & E', then v is called an <u>immediate ancestor</u> of w and w is an <u>immediate descendant</u> of v.

1.2.2 Representation of Graphs

In a computer, the graph must be represented in a discrete way. A variety of data structures have been developed for this with respect to conventional sequential computers. The convenience of implementation, as well as the efficiency of a graph algorithm, depends on the proper selection of the representation of the graph. Among all the

known data structures for representing a graph G = (V, E)|V| = n and $|E_{d} = m$, the adjacency matrix is particularly appropriate to be adopted for unbounded parallel computation. This is mainly because of its natural structure which provides a large amount of parallelism in matrix manipulations and hence the fundamental operations on sets can be done efficiently by simply taking advantage of the matrix indices. For example, INSERT edge, DELETE edge, UPDATE, UNION, FIND and NUMBER can be done in one time unit, while MINIMUN (finding the minimum element of the set) be done in O(log n) time units which is indeed optimal. Moreover, initialization and reorganization of an adjacency matrix require 0(1) and 0(log n) time units respectively. Furthermore, the adjacency matrix is relatively easy to implement and can be converted to other representations of the graph, such as adjacency lists, or trees, in 0(log n) o time units. In contrast, converting adjacency lists to an adjacency matrix takes linear time.

The only weakness of the adjacency matrix representation is its storage requirements which are always proportional to the square of the number of nodes in the graph regardless the number of edges in the graph. For dense graphs, $|E| = 0 \, (n^2)$, the difference of storage requirement between adjacency matrix and other graph representations is insignificant. For sparse graphs, $|E| = 0 \, (n)$, the difference increases to $0 \, (n)$.

1.3 Previous Results

With the advent of parallel computers, most researches for developing and analysing parallel algorithms have been concentrated on numerical applications. Hence, several excellent surveys of numerical rarallel algorithms have also appeared. Miranker [29] summarized the early work in the late sixties, recently Heller [20] has presented a more complete and up-to-date collection of parallel algorithms in numerical linear algebra, Ortega and Voigt [32] gave detailed account of algorithms for solving differential equations, on vector computers, and Sameh and described direct parallel algorithms for solving systems of linear equations to a greater depth.

Along the growth of development of parallel algorithms, nevertheless, graph problems have received little attention. The best known upper time and processor bounds of the existing parallel graph algorithms, which are bounded by a polynomial, are displayed in Table 1. Since matrix multiplication and sorting are the useful tools in formulating parallel graph algorithms, their current best upper time and processor bounds are also included in Table

Problem	Time	Processor	Ref
Sort n Elements	10 (log n)		1[34
Find the Minimum Element of a Set of n Elements	0 (10g r)	rn/log n ₁	1[37]
Multiply 2 nxn Matrices	0(log n)	n2.81/log n	1 101
	1	nrh/log n ₁	
Find the Transitive Closure of a Directed Graph D	0 (log2n)	n2.81/log n	i [[10]
Find All-Pairs Shortest Path	10(log2n)	ln²rn/log n	 [37]
Find an Absolute Sink	0 (log n)		 [19]
Verify Bipartite Graph	0(10g2n)	<u>n</u> 3	1 [[19]
Find a Spanning Tree of G	0 (log2n)	nrn/log n	[37]
Find the Minimum Spanning Trees of G	0(log≥ <u>n</u>)	n_m/log n _J	[37]
Find the Connected Components of G	0(log≥n)	n_n/log n_	[37]
Find the Biconnected Components of G	10(10g2n)1	n²rn/log n _n	[37]
Find the Bridge Connected Components of G	10(log2n)	n²rlog n	[37]
Pind the Weakly Connected Components of D	10 (log2n)	nз	[2]
Find the Strongly Connected Components of D	10(log2n)	n³ .	[2]
ind the Dominators of D	 0(log2n)]	log n(n3.81)	1
ind a Cycle of G	0(log2n)	- 3	37]]
	0(log2n)		37]
ind the Shortest Cycle of D	0 (logen) in	1	. 37]

Table 1: Summary of previous results on graph problems

CHAPTER 2

LOWER BOUNDS AND BASIC ALGORITHMS

2. | Lower Bounds

As an immediate consequence of our model of unbounded parallel computation, the maximum parallelism is achievable when the steps of a computation are completely independent, i.e., all operands are available at the same time. Since each processor uses only unary or binary operations, a simple lower bound on the computation time can be concluded below.

Lemma 2.1: Computing a function in n steps on a single processor can be accomplished in one step on n processors if and only if the operands of each step are independent.

Proof: The proof is trivial.

The independency of operands, however, may not always exist. One example is to compute $\lambda(n) = a(1) \cdot a(2) \cdot 6 \cdot ... \cdot 6a(n)$, where θ is any associative binary operation. This problem is the simplest instance of combining n inputs into one output. $\lambda(n)$ can be computed in log n time units with $\ln/2^{1/2}$ processors by using recursive doubling, i.e., repeatedly separate each computation into two independent parts of equal size which are then computed in parallel. This method is actually a parallel version of divide-and-conquer which

can be represented by a binary tree, called <u>binary</u> computation tree, in which the root corresponds to the result, the terminal acdes correspond to the input operands, the internal acdes correspond to the operations and the height (depth) of the tree corresponds to the number of parallel operations performed.

The following facts are immediate from a tirary tree.

Lemma 2.2: A binary tree with depth i - 1 has at most 2^{i} - 1 nodes.

Lemma 2.3: A binary tree with n nodes has depth at least log n.,

These facts lead to the following well-known lower bound for computing A(n) with unbounded parallelism which has been referred to as the <u>fan-in</u> <u>argument</u>. It was generalized to the case with K processors available by Munro and Paterson [30].

Lemma 2.4 (fan-in argument): At least flog n parallel operations are required to compute a result which depends on a required to compute a result which depends on

Theorem 2.5: Suppose the computation of a single element Q requires $q \ge 1$ binary arithmetic operations. Then the shortest computation of Q with K processors is at least

 $r(q+1-2i)/K_1+i$ time units if $q \ge 2i$ and log(q+1) otherwise, where i = log K.

Despite its simplicity, Theorem 2.5 is very important because it allows the translation of complexity theorems from sequential computations to parallel computations. Based on the fan-in argument, Arjomandi [2] showed that the lower time bound on verifying connectivity in an n-node undirected graph G is $\log(n-4)-1$ while the lower time bounds on verifying strong, unilateral and weak connectivity in an n-node directed graph D are $\log(n-3)-2$, $\log(n-5)-1$ and $\log(n-4)-1$ respectively. Also, Savage [37 p.115-120] proved that the lower time bounds on determining biconnectivity, bridge connectivity, minimum spanning trees and a cycle in G, and a dominator and a cycle in D are all 2log n with at most a constant difference.

Intuitively, in order to determine various graph properties, in the worst case, all entries in the corresponding adjacency matrix of the graph (i.e. all edges in the graph) have to be examined. For many classes of graph properties, various researchers, namely Best et al. [8], Holt and Reingold [22], Kirkpatrick [24], and Rivest and Vuillemin [35] have shown sequential lower time bounds of at least O(n²). Hence, the parallel lower time bound of log n² = 2log n follows immediately from the fan-in argument which gives a good estimate.

2.2 Basic Algorithms

Computation of A(n) = a(1)@a(2)@...@a(n) and matrix multiplication have been the bottlenecks in solving most of the graph problems, where @ is any associative binary operation. Therefore reductions of time and processor requirements on these two bottlenecks will substantially reduce the overall time and processor requirements. In Section 2.2.1, we present two optimal algorithms for computing A(n). In Section 2.2.2, previous results on matrix multiplication and its applications are discussed. Moreover, we will point out that the processor bound of many existing graph algorithms, which are based on matrix multiplication, can be reduced simply by using the current best matrix multiplication algorithm.

2.2.1 Computation of A(n)

In the preceding section, we have shown that A(n) is computable in log n time units with at most \(\text{In/2} \) processors using recursive doubling. By inspection, the maximum number of processors merely occurs at the first level of the tinary computation tree. In the subsequent levels, half of the number of processors working at any level are idle at the next level. As a result, at the last level, only one processor is working. Clearly, if \(\text{Ln/4} \) processors are available, the computation time of A(n) only increases one time unit (i.e. first level takes 2 time units instead of

one time unit). This indicates that it is not always desirable to reduce the computation time to an absolute minimum. Having in mind our second objective, namely processor optimization; it is natural to ask:

(A) whether wiser utilization of processors can be organized so that the processor requirement can be minimized without affecting the O(log n) time bound significantly?

In practice, a related question, which has received much attention, is addressed as follows:

(b) Given P processors, at most how many time units are needed to compute A(n)?

An answer to (A) can be obtained by interpolating different P into (B). Thus, we concentrate our attention on tackling (B).

For a problem of size n, suppose there exists an algorithm using t time units, P processors and q operations. In order to transform the existing algorithm into one that requires a smaller number of K processors, two principles, namely algorithm decomposition and problem decomposition due to Hyafil and Kung [23], are introduced. The idea of algorithm decomposition is to decompose each step i of the existing algorithm into $_{r}q(i)/K_{1}$ substeps so that each of them can be done in one time unit with K processors, where q(i) is the number of operations in step i. Hence, the total time I is bounded as follows [9]:

$$T = \frac{t}{2} \operatorname{rq}(i) / K_{1} \le t + (q-t) / K \qquad \text{where } \frac{t}{2} \operatorname{q}(i) = q$$

$$i = 1$$

The idea of problem decomposition is to partition the problem into subproblems so that each of them can be solved by the existing algorithm with K processors. Based on this idea, Savage [37 p.17] developed an algorithm for finding the minimum of n elements in less than 21 og n time with on/log n, processors, which is, in fact, the test answer to (A).

To answer (E), we construct two different algorithms below which basically simulate the hinary computation tree based on the above stated principles. The first, named Algorithm A(n)1, incorporates algorithm decomposition with a circular queue which is used to store the operands. It is a variant of Heller's associative fan-in algorithm [20]. Assume that input operands are stored in a circular queue of size n and K processors are available.

Algorithm A(n) |

- 1. while more than one operand in the circular queue do
- 2. Fetch two operands from the circular queue to each processor and fill up as many processors as possible, execute the specified operation, and then store the results to the end of the circular queue.

Under the assumption of our model of parallel computation, step 2 can be done in one time unit. The total

time requirement T for computing A(n) is equal to the number of iterations of step 2. At each iteration, K operands are reduced. After $^{L}n/K^{J}$ - ! iterations, $K^{L}n/K^{J}$ - K operands are reduced and only $r = n + K - K^{L}n/K^{J}$ operands remain which can be done in another $\log(n + r)$ time units to produce the final result. Thus,

If $K < \lfloor n/2 \rfloor$, $T = \lfloor n/K \rfloor - 1 + \log(K + n - K \lfloor n/K \rfloor)$ If $K \ge \lfloor n/2 \rfloor$, $T = \log n$

In order to show these time bounds are indeed equivalent to the lower time bounds shown in Theorem 2.5, we give the following lemma.

Lemma 2.6: II = T2 for all n where

$$T1 = \begin{cases} r(n-2^{i})/K_{7} + i & \text{if } n-1 \ge 2^{i} \\ \log n & \text{otherwise} \end{cases}$$

$$T2 = \begin{cases} \ln/K^{3} - 1 + \log(K+r) & \text{if } \ln/2^{3} > K \\ \log n & \text{otherwise} \end{cases}$$

i= log K and $0 \le r = n - K \ln / K \ln / K \ln / K$

Proof: Since $2^{i} \ge K > 2^{i}/2$

if
$$n-1 < 2i$$

==> $2K > 2i > n-1 ==> K \ge Ln/2J$

Therefore there are only three major cases to consider based on the range differences.

Case I: $n-1 < 2^{\frac{1}{2}}$ and $\ln /2^{\frac{1}{2}} \leq K$

$$T = T2 = 100 n$$

Case 2: $n-1 \ge 2^{i}$ and $\ln 2^{j} \le K$

$$=> 2x2i \ge 2K \ge 2 \ln /2J \ge 2i$$

```
==> i+1 = log K + 1 = log n and K <math>\ge n-2i \ge 1

Hence Tl = r(n-2i)/K_1 + i = 1 + log n - 1

= log n

= T2
```

Case 3: $n-1 \ge 2i$, tn/2J > K and $0 \le r = n-Ktn/KJ < K$. There are two minor cases to consider based on whether K is power of 2. Two subcases arise when considering whether n is a multiple of K.

Case 3.1: K = 2i

Case 3. Ia: n/K = t = integer

==> $rn/K_1 = rn/K_1 = t$ and r = 0

Hence $T1 = r(n-K)/K_1 + i = t - 1 + i$

and $T2 = \ln/K^2 - 1 + \frac{1}{2} \log(K) = t - 1 + i$

Case 3.1b: $n/K \neq t$

==> $rn/K_T = tn/K^T + l_and K > r > 0$

==> (log 2K = lcg(K+r) = ! + log K = ! + i

Hence $T! = r(n-K)/K_1 + i = rn/K_1 - ! + i = ln/K_1 + i$

and $T2 = \ln / K^{-1} - 1 + \log (K + r) + \ln / K^{-1} + 1$

Case 3.2: 2i > K > 2i/2 ==> 2i-K < 2i/2 < K

Case 3.2a: n/K = t

==> $rn/K_1 = rn/K_1 = t and r = 0$

Hence $T1 = r(n-2i)/K_1 + i$

= $r(n-K)/K_1 + r(K-2i)/K_1 + i = t - 1 + i$

and $T2 = \ln / K + \log (K) = t - 1 + i$

--Case3.2b: n/K # t "

==> $rn/K_1 = (n-r)/K + 1 = rn/K_1 + 1 and K > r > 0$

Since $2x2^{i} > 2K > K+r ==> i+l > log(K+r)$

if K+r > 2i

==> $\pi + r - 2i < K \text{ and log}(K+r) = i+1$

then $T! = r(n-K-r)/K_T + r(K+r-2i)/K_T + i = rr/KJ + i$ T2 = rn/KJ - 1 + log(K+r) = rn/KJ + i

if $K+r \leq 2i$

==> 2i-K-r < K and log(K+r) = i

then $T! = r(n-K-r)/K_1 + r(K+r-2i)/K_1 + i = rn/K_2 - 1 + i$ $T2 = rn/K_2 - 1 + log(K+r) = rn/K_2 - 1 + i$

Having shown TI = T2 in all cases, the proof is completed.

Π

Hence, in both cases, the exact minimum number of time units are achieved and thus the time bounds of Algorithm A(n) | are tight.

The second, named Algorithm A(n) 2, is a generalized version of Savage's partition method for finding the minimum of n elements [37 p.17].

Algorithm A(n)2

- 1. if $K \ge \frac{\ln 2J}{2}$ then use recursive doubling to compute A(n).
- 2. Partition the problem, A(n), into K subproblems, $S(1), S(2), \ldots, S(K)$, of L_{n}/KJ operands each and $0 \le r = n K L_{n}/KJ \le K$ operands remain. For example, $S(1) := a(1) \otimes a(2) \otimes \ldots \otimes a(L_{n}/KJ)$. Assign one processor to each S(i) and then compute all S(i) in parallel.
- 3. Use recursive doubling to compute A(n) with all S(i) and the r remaining operands as input.

If $K \ge \ln/2J$, clearly step 1 can be done in log n time, units by using recursive doubling with at most $\ln/2J$ processors. If $K \le \ln/2J$ and $0 \le r < K$, in step 2, each of the K processors compute S(i) sequentially in at most $e^{-L} \ln/KJ - 1$ time units, whereas step 3 can be done in $\log(K+r)$ time units with at most $K-1 \ge (K+r)/2$ processors by using recursive doubling. Hence the total time requirement is $\ln/KJ - 1 + \log(K+r)$. In both cases, the same time bounds as Algorithm A(n) are achieved. Thus we have established the following theorem.

Theorem 2.7: Given K processors, Algorithm A(n) I or A(n) 2 computes A(n) in $\ln / K^{\prime} - 1 + \log (K+r)$ time units if $\ln / 2^{\prime} > K$ and $\log n$ time units if $\ln / 2^{\prime} \le K$, where $r = n - K \ln / K^{\prime}$. Moreover, the time bounds in both cases are tight.

By substituting $K = \lceil n / \log n \rceil$ and 0 = Min into Theorem 2.7, we obtain $T(P) = 2\log n - \log\log n - 1$ with $S(P) = (n-1)/(2\log n - \log\log n - 1)$ and F(P) = 0(1), which is basically Savage's result. By interpolating different K's into Theorem 2.7, one can easily verify that $K = \lceil n / \log n \rceil$ is minimal subject to the constraint of 0 (log n) time units. Therefore it is the best answer to (A). Also, this result can be directly applied to reduce the processor requirement of Goldschlager's Algorithm for finding the absolute sink

And the second of the second o

(i.e., node has in-degree n - 1 and out-degree 0) [19] from n2 to n n/log n, with the same time requirement (i.e., 0(log n)).

2.2.2 Matrix Multiplication

Multiplying 2 nxn matrices in our model of unbounded parallel computation by the "high school" method; which can be redarded as computing n2 vector inner products in parallel, takes 0 (log n) time units with n³ processors simultaneous read is allowed. Combining Algorithm A(n) I or c A(n) 2 with the high school method, the processor bound can be lowered to n2rn/log n1. Csanky [13] developed the first parallel version of Strassen's matrix multiplication algorithm [39] which runs in 0 (log n) time units with $n^{2.81}$ processors. Recently, a more general parallel version Strassen's algorithm, which runs in $0(n^2 \cdot 81/P)$ time units with $P \le n^2 \cdot 8^1/\log n$ processors, S(P) = P and E(P) = O(1), been constructed by Chandra [10]. A practical advantage of Chandra's algorithm is free of memory conflict.

Furman [17] and Munro [31] independently observed that the transitive closure of an nxn Boolean matrix A can be accomplished by matrix multiplications with the two operations x and + of inner product being changed to logical.

AND and OR correspondingly. Moreover, Munro [31] presented an O(n²-81) sequential algorithm which essentially requires, one matrix multiplication. By squaring A log n times, the

transitive closure of A can be computed in O(log2n) time units with n3 processors using the high school method [21], and in $0 (n^2.81 (\log n)/p)$ time units with P \le n^2.81/log n processors, S(P) = O(P)and E(P) = O(1) using Chandra's parallel Strassen's algorithm [10]. The speedup and its efficiency over the best sequential algorithm $S(P) = O(P/\log n)$ and $E(P) = O(1/\log n)$. Employing high school method to compute transitive closure, Goldschlager [19] verified bipartiteness and Arjomandi [2] determined the connected components in O(log2n) time units processors. The processor requirements for both problems can decreased to n2.81/log n if Chandra's algorithm is used. Analogously, the $\log n(n^{3 \cdot 81})$ processor requirement Savage's .O(log2n) algorithm for finding dominators [37 p.70-71] can be improved to $n^{3.61/\log^2 n}$ by using Chandra's algorithm.

If A is a symmetric matrix, the problem of finding the transitive closure reduces to identifying its connected components and was efficiently solved by Savage [37 p.50] in $O(\log^2 n)$ time units with $n_r n/\log n_1$ processors. The processor requirement of her method, indeed, can be further reduced to $n_r n/\log^2 n_1$. We will discuss the details in Section 3.1.4.

By replacing * and Min with x and * in performing inner product denoted * Backhouse and Carre [4] extended the matrix multip method to find the all-pairs shortest path of G if no negative cycles are present. Savage [37 p. 104-109]

presented an O(log²n) algorithm for this problem with n²rn/log n₁ processors. She then used it to develop an O(log²n) algorithm for determining the shortest cycle in an n-node directed graph using n²rn/log n₁ processors. However, if Chandra's algorithm is employed, the processor requirements of the above two problems can both be lowered to n².81/log n.

Furthermore, Lawler [26 p.91] pointed out that detecting the existence of negative cycles or finding the length of the shortest cycle become a by-product of the matrix multiplication method. For detecting the existence of negative cycles in an n-node weighted graph G: after squaring the weight matrix W of G log n times, if the minimum of the diagonal elements of the resultant weight matrix is negative, negative, cycle exists. The parallel realization, Algorithm NEG.CYCLE, is presented below.

Algorithm NEG.CYCLE

comment: find the transitive closure of the weight matrix W by Chandra's algorithm.

- l. for i=| until lcg n do W <-- Min {W, WOW}</pre>

Step | of Algorithm NEG.CYCLE can be computed in $0(\log n(n^{2.81})/P)$ time units with $P \le n^{2.81}/\log n$ processors by using Chandra's algorithm, while step 2 can be determined

in log n + | time units with at most $\lfloor n/2 \rfloor$ processors. Hence, the total time and processor bounds are $0 (\log n(n^2 \cdot 81)/P)$ and $P \le n^2 \cdot 81/\log n$ respectively.

For finding the length of the shortest cycle: after squaring the adjacency matrix log n times, the smallest value of the diagonal elements of the resultant adjacency matrix is the length of the shortest cycle. The same time and processor bounds as detecting negative cycle are obtained.

CHAPTER 3

SOME GRAPH CONNECTIVITY PROBLEMS

this chapter, we consider problems dealing with the connectivities in graphs. It has been shown in Section lower and upper time and Table 1 that the bounds on. verifying different connectivities in graphs are and O(log2n) respectively. If a graph is disconnected, it is to identify all the corresponding connected: desirable components. By definition, a graph G is connected if only if there exists exactly one connected component in G. Whence, verifying connectivity in G becomes a consequence of finding the corresponding connected components. Algorithm UNI.CON and Algorithm ACYCLIC, which are merely for verifying unilateral, connectivity and acyclicness, algorithms presented in this chapter are mainly focused on the problems of finding different connected components. Problems in undirected and directed graphs are discussed separately in Sections 3. 1 and 3.2.

3.1 Finding Connected Components of Undirected Graphs

Based on high school method to compute the reflexive transitive closure of an nxn matrix in O(log2n) time units on ny processors, Arjomandi [2], solved the problem of finding the connected components of an n-node undirected graph in 0 (log2n) time units on n3 processors which can be lowered n2.81/log n Processors by using Chandra's to Strassen's algorithm. Later, Hirschberg [21] parallel reduced the processor requirement to no while maintaining the O(lcg?n) time units. Recently, Savage [37 p.49] has improved the processor bound of Hirschberg's method to ncn/log nn We are going to show, that this processor bound, in fact, can even further be improved to nrn/log2n with linear speedup and efficiency 0(1). Hirschberg's algcrithm is firstly described in Section 3.1.1 and the corrections of his algorithm are discussed in Section 3.1.2. The improved algorithm is presented in Section 3.1.3 and its applications are mentioned in Section 3.1.4.

3.1.1 General Hirschberg's Algorithm

In general, Hirschberg's Algorithm CONNECT (see Figure 1) for finding connected components of an undirected graph G can be interpreted as follows:

Step 1. (Uniform Smallest Incident Node Selection): For each node i, select the "minimum" edge (i,j) where node j

ALGORITHM CONNECT

Connected components are labelled by the smallest node label in themselves. Vector D of size n stores the output s.t. D(x) indicates to which connected component node x belongs.

```
, l. ∀x do
          begin D(x) \leftarrow x

C(x) \leftarrow Min \{y \neq x \mid \lambda(x,y) = 1\}
                   Flag(x) \leftarrow 1
          end
      for i = | until log n do
         2.
    begin D(x) \leftarrow Min\{D(x), D[C(x)]\}
for j = l until log n do
                         begin C(x) \leftarrow C[C(x)]
                                  D(x) \leftarrow D[C(x)]
               end
                \forall x \text{ s.t. } \text{Flag}(x) = 0 \text{ do } D(x) \leftarrow D[D(x)]
               ₩x do
               begin A[x,D(x)] \leftarrow 1
                         A[D(x),x] < --- 1
                end
  5.
                \forall x \text{ do if } D(x) \neq x \text{ then } \text{Flag}(x) \leftarrow 0
                \forall x \text{ s.t. } Flag(x) = 0 \text{ do}
               C(x) \leftarrow Min\{D(y) \neq D(x) \mid A(x,y) = 1\} if none then D(x)
  7.
                \forall x \text{ s.t. } \text{Flag}(x) = 1 \text{ do}
               C(x) \leftarrow Min\{C(y) \neq D(x) \mid A(x,y) = 1\} if none then D(x)
           end
      end
```

Figure 1: Hirschberg's Algorithm CONNECT for Finding the Connected Components

has the smallest node label among all the nodes incident upon node i. The group of nodes that are connected by the selected edges defines a forest. (Isolated nodes, not incident to any edges selected so far, are regarded as trees with one node.)

Step 2. (Path Compression): Identify the trees, i.e., contract each tree to a single node called center

which is actually the smallest-labelled node in the tree. Repeat steps 1 and 2 with the new graph defined by the centers as nodes until there is no edge in the new graph.

Step 3,

(Clean U,p): (This optional step may be executed after any step 2. It simplifies future computations by deleting superfluous edges.) Delete all unselected edges with both endpoints in the same center. For each pair of centers connected by more than one unselected edges, delete all but the "minimum" of such edges connecting the pair of centers.

A tree-loop is a terminally rooted tree which has an additional edge going from the roct to one of its ancestors. Thus, in a tree-loop, the number of nodes is equal to the number of directed edges.

In step 1, the Uniform Smallest Incident Node Selection basically defines a spanning forest of at most $\ln/2$ 1 tree-loops each having at least two nodes. Each isolated

node, not incident to any node so far, is a connected will remain isolated in component. It the subsequent processes and may be considered inactive, i.e., no processor required to perform any further operation for isolated node. The trick in step I is the smallest-labelled incident node selecting rule - a symmetric relation - which assures that the smallest-latelled node (center) of each tree is in the loop and the immediate descendant of the center is also the immediate ancestor of the center. the loop is assured to be of length two. Path compression in step 2 is the crux of this algorithm. At each iteration, the immediate descendants of all the nodes are connected to their immediate ancestors. Hence, the minimum length path i-->j is shorter by a factor of two. In other words, Path Compression can also be viewed as relabelling nodes on the common path with the center label. This technique is used to "bring together" nodes on a common path to the center. Sincelonget possible path is of length n-1, log (n-1) iterations is required. A new graph is now established with at most 'n/2' non-isolated nodes (centers). process will be repeated until all the centers are determined to be either connected or isolated. Hence, algorithm correctly finds the connected componers in any undirected graph. The foregoing reasoning is summarized in the following seguence of lemmas where details and proofs can be found in [21]:

Lemma 3.1: The smallest-latelled node (center) in a tree-loop, defined by the Uniform Smallest Incident Node Selection, will be in the loop, and the loop will be of size two.

Lemma 3.2: All the nodes in the tree-loop can be relabelled by the center label in at most log(n-1) iterations.

Lemma 3.3: After each iteration of steps I and 2 in the general Hirschberg's algorithm, the number of centers within each connected component will decrease by at least half in those components that have more than one center.

On the unbounded parallel computation model, finding the smallest incident node by recursive doubling, and path compression can be computed in O(log n) time with nin/21 and n processors respectively. Since the size of the graph of (actually the number of non-isolated nodes) is reduced by at least half after each iteration, the process will be repeated at most log n times. Thus the algorithm requires at most O(log2n) time units with nin/21 processors.

3.1.2 Corrections of Hirschberg's Algorithm


In [21], Hirschberg presented a parallel algorithm for finding the connected components (see Figure 1, Algorithm CONNECT). Three vectors of size n are used to implement Path

Compression: vector Flag indicates the current nodes in the new graph; vector D stores the current label of the nodes; and vector C points to the immediate descendant of each node. Any attempt to follow the algorithm as described may produce incorrect results. The purpose of this section is to point out the mistakes in Hirschberg's algorithm and to offer an alternative which will always produce correct intermediate and final results.


To demonstrate the problem in Hirschberg's Algorithm CONNECT, we consider a simple illustration involving the undirected graph G depicted in figure 2(a). Although the intermediate results from executing lines 4 and 5 of step 2 in Algorithm CONNECT differ depending on whether these lines are executed in series+ or in parallel, the correctness of the whole algorithm is not affected. Therefore we can assume that all instructions at each step will be executed in parallel as long as no write conflict exists++.

⁺ If Algorithm CONNECT is executed line by line, at the end of the first iteration, the same contradiction - loop of length 3 - is also found. While at the end of the second iteration, node 3 and node 5 are relabelled to 2 instead of the correct value! which, however, are relabelled to! in the last iteration.


⁺⁺ Step 4 must be executed in series, otherwise write conflict may occur.




-(a) Tbe graph G



(b) Forest of tree-loops obtained after step 1




(c) Tree-loop of size 3 obtained after step 2




(d) Correct tree-loop after step 2

Figure 2: Counter Example for Algorithm CONNECT



Step 2.2(2nd) and step 2.2(3rd) nc change
Step 3 no change

en de la companya de La companya de la co							awasina Nama			- 5 (4-5) - - (2-1) - (1-1)			38	
	Step 4			1.1	 	,								•
• · · · · · · · · · · · · · · · · · · ·					 	E 	 1 	 	1 . 1. 	1				
je sa sa sa Historija de	ရေးကြောက် အောက်လေးကြောင့် ကြို့ကြီး ကြို့ကြို့ ရောကျိုးရှင် ကြို့ကြီး ကြို့ကြို့ ကြို့ကြို့	in the second	A	°	1	 -	∮ ├		ļ. 	4 ₈ 		e en en en	- 0 7 0 mi 0 , 1	
					♣	 	 	[F
					 	•		! 		- A				
	Step 5	er en	Flag		7 9	7'	0	0 4	0 - 1	0	ettere e	or more		and the second s
	Step 6		C		2	3	2		2.	3	A CONTRACTOR	V" 0		
Commence of the second	Step 7		· c	2	3	्क । को	2	*: 1		ا ور	. Vá			
	<u>Iteratio</u>				 -									
	Step 2.1		i 		2 1		2	3 1	10 10 j	2	Articles			\$/*:
	Step 2.2	(ISt)	C D	2	1 1	2	2	1 1	2	3 	•			
	Step 2.2	(2nd)	1	2 1	3 [2 1	3	2	2				
			D I	1	2	1	2	3 1	1 1	2	•		e e e e e e e e e e e e e e e e e e e	•
	Step 2.2	(3rd)	C	3 [2	2	-	2	3			? ? 	
o		•	D [2	1 [1	2 1	3	1 1	2	•			
	Step 3		D [2	1 [1 [1 1	1 1	2		• .			



Steps 4-7 do not affect the result in the output vector D

At the end of the first iteration, the selected incident node for each center in the new graph G' is stored in vector C which defines a tree-loop as shown in Figure 2(c). Surprisingly, a loop of length three is found which contradicts Lemma 3.1. Consequently, at the end of the second iteration, node 1 and node 6 are relabelled to 2 instead of the correct value 1 while at the end of the last iteration, two connected components are reported in the

output vector D whereas the correct result is one connected component. The correct tree-loop of G' is depicted in Figure 2(d). The essertial problem in the algorithm lies in step 7 wherein C(x) is incorrectly found due to the misinterpretation of the unselected edges of the centers. To correct this problem, the following modification of steps 6 and 7 is suggested. (i.e., delete 'Flag(x)=0' from step 6 so that the smallest unselected node directly incident upon each center is included; and replace 'A(x,y)=1' in step 7 by 'D(y)=D(x)'.)

61. #x do

- $C(x) \leftarrow Min\{D(y) \neq D(x) | A(x,y) = 1\}$ if hone then D(x)7' $\forall x \text{ s.t. } Flag(x) = 1 \text{ do}$
 - $C(x) \leftarrow Min\{C(y) \neq D(x) \mid D(y) = D(x)\}$ if none then D(x)

In step 7', ncdes belonging to the current centers are identified by checking their current node label with the center label, and consequently step 4 can be eliminated.

A minor error is also found in step I when finding the smallest-labelled incident node for each node which is initially isolated. To be consistent with the rest of the algorithm in handling an isolated node, the value of node x is assigned to C(x). Therefore line 3 in step I is modified as follows:

 $C(x) \leftarrow Min\{y \neq x | A(x,y) = 1\}$ if none then D(x)

3.1.3 Modified Hirschberg's Algorithm

In Hirschberg's Algorithm CCNNECT, the n² processor requirement is contributed solely by finding the smallest incident node (steps 1, 6 and 7). Therefore reducing the processor requirement in these steps may substantially reduce the overall processor requirement. Finding the smallest incident node is equivalent to finding the minimum of n elements which can be done in 2log n - loglog n - 1 time units with rn/log nn processors by Theorem .2.7. Based on this result, Savage [37 p.49] reduced the processor requirement of Hirschberg's algorithm to $n_{\rm fn}/\log n_{\rm fn}$ with efficiency $\lambda(1/\log n)$.

A question new arises naturally: can the efficiency be reduced to 0(1)? That is, can the processor requirement be reduced by another factor of log n? The answer to this question turns cut to be a favourable one when the optional Clean Up step, stated in general Hirschberg's algorithm, is executed to guarantee the reduction of non-isolated nodes by at least a factor of two after each iteration.

To achieve the desired processor reduction in finding the smallest incident node, the strategy of optimization is applied in two different manners: for the first iteration which has the largest problem size n, minimize the processor requirement P(n) subject to 'O(log²n) time; for the subsequent iterations, minimize the time subject to P(n) processors. Since the "Min" operation is binary associative, by Theorem 2.7, the smallest incident node can be determined

in less than 21cg n time units with rn/log n_1 processors. It is chain that no more than 21cg2n time units are required by using rn/log2n1 processors. Hence, for n nodes, $P(h) = n_1 n / \log^2 n_1$ processors are required. From the second iteration onwards, the worst case time requirement for each subsequent iteration can also be calculated by Theorem 2.7. As desired, the worst case total time for all log n iterations remains $O(\log^2 n)$. A more detail analysis will be discussed after the modified Hirschberg's algorithm is presented.

Based on the above stated strategy of optimization, Algorithm CONNECT is modified to Algorithm MOD.CONNECT as shown in Figure 3. With respect to the corrected Algorithm CONNECT in Section 3.1.2, the modifications are discussed as follows:

- 1. Observe that in Algorithm CCNNECT, the number of times to find the smallest incident node is log n + 1 which is one more than the theoretical worst case. Indeed, the last one is virtual work which can be eliminated by slightly rearranging the order of instructions, i.e., move steps 6' and 7' in corrected Algorithm CONNECT up to the beginning of the first for-loop (before step 2) and delete the third line of step 1. (The corresponding steps in Algorithm MOD.CONNECT are steps 2 and 3.)
- 2. The adjacency matrix is updated by performing logical OR between the selected columns (step 8). Since vector Flag

```
Algorithm MOE. CONNECT
              comment: Flag(x) = I indicates node x is a current
              center
                          and column x
                                                                the
                                                    stores
                                                                        updated
              information.
   Yx do comment: Initialization
       Flag(x) \leftarrow 1
       €nd
     for i=1 until log n do
       begin comment: Uniform Smallest Incident Node Selection
2
               \forall x, y \text{ s.t. } \text{Flag}(y) = 1 \text{ do}
                   C(x) \leftarrow Min\{D(y) \neq D(x) \mid A(x, y) = 1\}
                               if none then D(x)
               \forall x \text{ s.t.} \text{ Flag}(x) = 1 \text{ do}
               begin C(x) \leftarrow Min\{(C(y) \neq D(x) \mid D(y) = D(x)\}
                                  if none then D(x)
                       if C(x) = D(x) then Flag(x) \leftarrow 0
                       comment: Path Compression
                       D(x) \leftarrow Min\{D(x), E[C(x)]\}.
                       for j=1 until log(n-1) do
                       begin C(x) \leftarrow C[C(x)]
                               D(x) \leftarrow D[C(x)]
                       end
               end
7
               \forall x \text{ s.t. flag}(x) = 0 \text{ do } D(x) \leftarrow D[D(x)]
               comment: Clean Up (by column contraction)
.8
               \forall x, y \text{ s.t. } y=D(y) \text{ do}
                   \forall z s.t. \text{Flag}(z) = 1 do
                      A(x,y) \leftarrow OR\{A(x,z)|D(z)=D(y)\}
9
               \forall x \text{ do if } D(x) \neq x \text{ then } Flag(x) < --- 0
      end.
    end
```

Figure 3: Modified Hirschberg's Algorithm

designed to indicate the current centers, its values can be used as addresses of columns in the assignement so that only those columns where subsequent the appropriate value of Flag is I will be fetched. Thus, for finding the smallest incident node, checking condition 'Flag(y) = 1'in step οf Algorithm

MCD.CONNECT Will assure the desired problem size reduction (i.e., reduction of number of columns) and consequently achieve the desired time reduction.

3. If the whole connected component has merged to a single center (i.e., the center will be isolated), that center will not be considered in the succeeding iterations by having its flag set to zero at step 4.

In order to prove that these modifications to Algorithm CONNECT produce the desired processor reduction, a few definitions and lemmas are needed.

Let Mi be the smallest element among the k selected elements, {MI, M2,...,Mk}, from a vector V of size n. To "merge" the k selected elements means

 $V(Mi) \leftarrow OP\{V(Mj) \neq 0 \mid 1 \leq j \leq k\}.$

where OP can be Min or logical OR which depends on using the index or the content of V.

Given a vector of n elements, if at least 2 and at most n elements are "merged" to form a new element, then the size of the vector is reduced to at least one and at most $\ln/2$ accordingly. Such a "merge" is called <u>shrink</u>.

Lemma 3.4: Given K processors, performing a shrink operation on a vector V of size n requires at most $r^n/K_1 - 1 + \log K$ time units if $l^n/2J > K$ and log n time units if $l^n/2J \le K$.

Proof: Performing a shrink operation on V can be
thought of as partitioning V into m groups.

{g(1),g(2),...,g(m)}; and performing "merge" simultaneously on all m groups. Clearly, the parallel computations to "merge" n elements is a binary computation tree which requires n-1 operations (internal nodes) in total. Let T be the time to shrink V, K be the number of processors available.

Case I: No partition, i.e., all n elements are "merged" to form a single new element. This can be solved optimally by using Algorithm A(n) I or A(n) 2 in Section 2.2.1. Hence, the time bound follows directly from Theorem 2.7, i.e.

$$I = \begin{cases} \frac{\ln / K^{J} - 1 + \log (K+r)}{1 + \log (K+r)} & \text{if } \ln / 2^{J} > K \\ \log n & \text{if } \ln / 2^{J} \le K \end{cases}$$
 (1)

where $0 \le r = n - K \ln / K J < K$.

Case 2: V is partitioned into m groups. It can be considered as splitting an n-leaf binary computation tree into m smaller binary computation subtrees. Because of the splitting, the independence between subtrees increases the parallelism while the total number of internal nodes is decreased. The total number of operations is the sum of the internal nodes of all m binary computation subtrees, i.e.,

|g(1)|-1 + [g(2)]-1 + ... + |g(m)|-1 = n-m.

Case 2a: $K \ge \ln/2J$. Assign $\lfloor |g(i)|/2J$ processors to group g(i) and then execute all groups in parallel which etakes $\max\{\log|g(i)| \text{ for } 1 \le i \le m\} \le \log n \text{ time units.}$ The total number of processors required are as follows.

$$\frac{\underline{m}}{\geq \lfloor |g(i)|/2\rfloor} \leq \lfloor n/2\rfloor.$$
i=1

Case 2b: K < $\ln/2$. Align the m groups of elements as shown in Figure 4 and partition the elements into K sets, each of \ln/K_1 elements, execpt that the last sets has n - (K-1) \ln/K_1 elements.

where $k = rn/K_1$ elements $r = n - (K-1) rn/K_1$ elements

Figure 4: Partition of m Groups into K Sets

Assign one processor to each of the K sets to compute the results in that set. If all the elements in a set belong to the same group, one will result from that set. If the elements in a set belongs to several groups, say b groups, then be answers, one for each group, will be obtained. If b > 2, at least b - 2 answers are final results and at most 2 answers in each set will be combined with answers in other sets to give the final result (the first and the last set have one answer). For example, (see Figure 4), sets | and 2 have one answer, set 3 has 2 answers and set 4 has 3 answers while one of them is the final result.

It is obvious that no more than $_{\Gamma}n/K_{\Gamma}$ - 1 time units are needed for computing answers in each set.

Let us assume that n(i) answers will be combined to give the result of g(i). (In Figure 4, n(i) = 3, n(2) = 2 and n(3) = 0.) Assign $\ln(i)/2^j$ processors to each group to compute the result of that group. Since the sum of all n(i) is less than or equal to 2K - 2, the total number of processors required will be less than K. Each g(i) will take another $\log n(i) \le \log K$ time units to obtain the final result. Thus, the total time requirement is no more than $\ln K - 1 + \log K$ time units. It is clear that this time requirement is at most one time unit from optimal (i.e., the corresponding case in (1)).

Theorem 2.7 and Lemma 3.4 give an upper bound on the parallel time complexity for computing a result of n elements and results of groups of n elements. Since the 'Min' operation in steps 2 and 3, and 'OR' operation in step 8 of Algorithm MOD.CONNECT are associative binary operations, Theorem 2.7 and Lemma 3.4 give an upper bound on the total number of time units spent in these steps.

Lemma 3.5: Given K processors, step 2 in Algorithm MOD.CCNNECT takes at most T time units where

$$T = \begin{cases} 0 (\log^2 n) & \text{if } K \ge n \ln 2 \\ 0 (n^2 / K + \log n \log K) & \text{if } n \le K < n \ln 2 \\ 0 (n^2 / K) & \text{if } 0 < K < n. \end{cases}$$

Proof: As mentioned earlier (Lemmas 3.1-3.3), further iterations of steps 2-8 merge centers. Step 9 eliminates those merged nodes which are no longer centers by setting their flags to zero. By Lemma 3.3, the number of centers (flagged elements) [S], in each connected component decreases by a factor of at least two after each iteration until the connected component is represented by a single center. Moreover, if the whole connected component, has merged to a single center (i.e., the center will be isolated), that center will not be considered in the succeeding iterations by having its flag set to zero at step 4. Thus, we have n flagged elements at the first iteration and have at most in/2ij flagged elements after i iterations. step 2, in crder to compute all C(x), p = LK/nJprocessors are assigned to each x to compute the minimum value among at most |S| elements. Since 'Min' is an associative binary operation. We can apply Theorem 2.7 to evaluate the time complexity.

Case 1: $K \ge n \ln 2$, we have

$$\log_{n-1}$$

 $\geq \log(n/2^{i}) = 0 (\log^{2} n).$
 $i=0$

Case 2: $n \le K < n^{\epsilon}n/2J$ implies $l \le p = \epsilon K/nJ < \epsilon n/2J$ processors can be assigned to compute each C(x). Since |S| is reduced by at least half after each iteration, |S| is at

most 2p after t = log n - log p iterations. Thus we have

 $\leq (2n)^{\lfloor \frac{1}{2} (n) \rfloor} + (\log^{\lfloor \frac{1}{2} (n) \rfloor})^2$

 $\leq \Im(n^2/K + \log n\log K)$.

Case 3: 0 < K < n implies that only K C(x) can be computed in parallel with one processor each. This takes |S| - 1 time units. For n C(x), the same computation is represented no more than |n/K| times. Thus, we have

Lemma 3.6: Given K processors, step 3 in algorithm MOD.CCNNECT takes at most T time units where

$$T = \begin{cases} 0 (\log^2 n) & \text{if } K \ge n^{L} n/2J \\ 0 (n^2/K + \log^2 n) & \text{if } n \le K < n^{L} n/2J \\ 0 (n^2/K) & \text{if } 0 < K < n. \end{cases}$$

<u>Proof</u>: Since the number of flagged elements is reduced by at least half after each iteration, the number of processors assigned to compute C(x) can be double after each iteration. For the first iteration, $p = \frac{L}{K}/nJ$ processors are assigned to compute each C(x). After i iterations, $(2^{\frac{1}{2}})p$ processors can be assigned for each C(x). Thus, we have Case 1: $K \ge n^{\frac{1}{2}}n/2J$ implies $p = \frac{L}{K}/nJ \ge \frac{L}{n}/2J$ processors can be assigned to compute each C(x).

$$\log_{n-1} \log_{n} = 0 (\log^2 n).$$

Case 2: $n \le K < n + n/2 J$ implies $1 \le p = k K / n J < k n/2 J$ processors are assigned to compute each C(x) for the first iteration. After $t = \log n - \log p + 1$ iterations, $2^t p \ge k n/2 J$ processors can be assigned to each C(x). Thus, we have

$$t_{i=0}^{t_{i}}$$
 $(rn/(2^{i}p) - 1 + log(2^{i}p)) + log_{i=0}^{t_{i}}$ log_{i} log_{i}

≤ r2n/lK/nJn + log nlog n + log2n

 $\leq 0 (n^2/K + \log^2 n)$.

Case 3: 0 < K < n implies only K C(x) can be computed in parallel with one processor for each C(x) which takes n/2i - 1 time units for iteration i. The same computation must be repreated $r(n/2i)/K_1$ time units. Thus, we have

$$\log_{n-1} = \frac{(n/2^{i} - 1)r(n/2^{i})/K_{1}}{i=0} = 2nr2n/K_{1}$$

$$\leq 0 (n^2/K)$$
.

Γ

Lemma 3.7: Given K processors, step 8 in Algorithm MOD.CCNNECT takes at most T time units where

$$T = \begin{cases} 0 (\log^2 n) & \text{if } K \ge n \ln 2 \\ 0 (n \le / K + \log n \log K) & \text{if } n \le K < n \ln 2 \\ 0 (n \ge / K) & \text{if } 0 < K < n. \end{cases}$$

<u>Proof</u>: After sets of centers are merged in steps 5 and 6, the adjacency information among the centers is updated in step 8, i.e. center x and center y are connected by setting

A(x,y) to 1, if there exists an edge joining one of nodes merged into x to one of the nodes merged into y. In step 8, those columns z in the adjacency corresponding to those nodes z, which are merged to center y, are 'OR' together to give the new column y. Since 'OR' is an associative binary operation and groups of cclumns together to single columns which correspond to the new-formed centers, Lemma 3.4 can be applied to derive the time bound for step 8. There are n rows in A and these rows of elements are considered in parallel. As what is done 2, p = LK/nJ processors are assigned to each row x to compute A(x,y). During the first iteration, p processors are assigned for each row to deal with n elements; and for each succeeding iteration, the number of elements to be dealt by the p processors is at most half of the number in the previous iteration. Thus, applying the same kind of analysis in the proof of Lemma 3.5, we derive the same time bound as stated in Lemma 3.5.

Theorem 3.8: Algorithm MOD.CONNECT finds the connected components of an undirected graph with n nodes in time $0(n^2/K + \log^2 n)$ using K processors.

<u>Proof:</u> The time and processor requirements are listed in Table 2. From Table 2, K processors suffice to determine the connected components of an undirected graph with n nodes in time $0 (n^2/K + lcg^2n)$.

<u>Step</u>	casel	Total Time case2	case3		essors ase2"case3
1 2 3 4 5 6 7 8	0 (n/K) 0 (n²/K) 0 (n²/K) 0 (n/K) 0 (n/K) 0 (n/K) 0 (n/K) 0 (n²/K)	0(log n) 0(log n) 0(log²n) 0(log n)	0 (log n) 0 (log n) 0 (log n) 0 (log n) 0 (log n)	K K K K	n n n n n n n n n n n n
9	0(n/K) e case1:0 < case2:n ≤ case3:K ≥	K < n L n / 2 J	0 (log n) 0 (log n).		n n

Table 2: Total Time and Processor Requirements for Alogrithm
MOD.CONNECT

As a by-product of Theorem 3.8, we have the following result.

Corollary 3.9: Given $n_f n / \log^2 n_1$ processors, Algorithm MOD.CONNECT determines the connected components of an undirected graph with n nodes in time $0 (\log^2 n)$.

From Table 2, Algorithm MCD.CONNECT takes $T(!) = 0(n^2)$ and $T(p) = 0(\log^2 n)$ time units with 1 and $p = n_r n / \log^2 n_1$ processors respectively. Hence, the speedup and the efficiency of Algorithm MOD.CONNECT are $S(p) = 0(n^2/\log^2 n)$ and E(p) = 0(1). This is the best result that uses the least number of processors to find the connected components of an

undirected graph in time $\Im(\log^2 n)$. The previous results [37 p.45] needs $n_r n/\log n_1$ processors to achieve the same time bound.

It is of interest to compare the time and processor complexities Algorithm MOD.CONNECT with the time of complexity of the corresponding efficient sequential algorithm. Consider a graph G = (V, E) where |V| = n and |E| = m. If G is dense, i.e. $m = 0 (n^2)$, the best sequential algorithm for this problem requires $T(1) = 0 (m+n) = 0 (n^2)$ time [43]. This is because any algorithm will, in the worst case, have to look at all of the edges. Therefore the speedup and its efficiency of Algorithm MCD.CONNECT over the best sequential algorithm also are O(n2/log2n) and O(3) respectively. On the other hand, if G is sparse, i.e. m = 0(n), then T(1) = 0(n)an d $S(P) = 0(n/\log^2 n)$ E(P) = 0 (1/n). This implies a lot of waste of the processing power to achieve the speedup of O(n/log2n).

Remarks on Algorithm MOD. CONNECT:

I. On average, it is profitable to detect the earliest termination of Algorithm MCD.CCNNECT especially when the graph is dense. One of the stopping criteria is when no center is "merged" in the current iteration. The realization is suggested below:

Insert step 1.5 'Last <-- n' into step 1 and the following two steps at the end of the first for-loop.

10 Now \leftarrow Sum $\{Flag(x) | 1 \le x \le n\}$

- In total, step 1.5 and step 11 require 1 and at most log n time units respectively by using one processor; whereas step 10 requires at most log n time units by using 'n/2' processors.
- 2. When implementing the Clean Up step, one can contract the rows instead of the columns of the adjacency matrix. It will end up with the same time and processor bounds as Algorithm MCD.CONNECT. Furthermore, rows and columns can be contracted one after the other to gain more time reduction for the next contraction and finding the smallest incident node from the second iteration onwards. However, the tradeoff between spending more time on each Clean Up step and less time on subsequent iterations is insignificant.

3.1.4 Applications of Algorithm MOD.CONNECT

The following paragraphs give brief descriptions of how Algorithm MCD.CCNNECT is applied to other related problems, such as finding all spanning trees, finding the minimum spanning tree and the transitive closure of an undirected graph; they are intended simply to show the modification of Algorithm MCD.CCNNECT accordingly and hence, merely the complexities of the additional and modified steps are given.

Spanning Trees

· Generating .all spanning trees undirected graph G has played an important role parallel graph problems. instance, in finding For biconnected components of Gathe first step is to gene spanning trees of G [37 p.63-64]. Consider what happen all in Algorithm MOC.CCNNECT. The algorithm basically a spanning tree for each connected component by using uniform depth-first search. However, the sedges spanning tree are not recorded. This can be efficiently implemented by using three vectors Col, Head and Tail Head(x), Tail(x) \in V and the set {Head(x), Tail(x)|Flag(x) \neq 1 for $1 \le x \le n$ is the set of edges in all spanning trees. Also the column contraction in Algorithm MOD.CONNECT will destroy the correct column indices. As a result, the selected edges can not be correctly represented by the matrix indices. remedy this problem, the adjacency matrix is modified by resetting the connected edges in each row i of corresponding column indices and substituting 'Min' for 'OF' step 8. The realization of the in modified Algorithm MOD.CCNNECT, called Algorithm SPAN.TREE, is shown in 5.

Resetting A (step \P e) requires $\Im(\log^2 n)$ time units with $r^{n^2/\log^2 n_1}$ processors; initializing Head and Tail (steps 1c and 1d), and updating Head (step 3d) require $\Im(1)$ time units with n processors; updating Col and Tail (steps 2b and $\Im(1)$) require at most $\Im(\log^2 n)$ time units with $n_r n/\log^2 n_1$

```
Algorithm SPAN. TREE
     begin
 1 *x do comment: Initialization
 1a
        begin D(x) < ---, x
 1b
                 Flag(x) \leftarrow 1
                Head(x) \leftarrow 0
Tail(x) \leftarrow 0
 1c
1 d
1e
               if \lambda(x,y)=1 then \lambda(x,y) < --y
        end
     for i=1 until log n do
        begim comment: Uniform Smallest Incident Node Selection
2
                \forall x, y \text{ s.t. } \{D(y) \neq D(x) \text{ AND Flag}(y) = 1 \text{ AND } A(x, y) \neq 0\} \text{ do}
                         begin C(x) \leftarrow \min\{D(y)\}\ if\ none\ then\ D(x)
2a
2Ł
                                  Col(x) \leftarrow Min\{y|D(y)=C(x)\}
                        -end
3 -
                 \forall x \text{ s.t. } \text{Flag}(x) = 1 \text{ do}
                begin \forall y \text{ s.t.} \{D(y)=D(x) \text{ AND } C(y) \neq D(x)\} do
3a
3b
                         begin C(x) \leftarrow Min\{C(y)\}
Зс
                                  Tail(x) \leftarrow Min{y|C(y)=C(x)}
Зđ
                                  Head(x) \leftarrow A[Tail(x),Col(Tail(x))]
                         end
                         if C(x) = D(x) then Flag(x) \leftarrow 0
                         comment: Path Compression
5
                         D(x) \leftarrow \min\{D(x),D[C(x)]\}
6-
                         for j=1 until log(n-1) do
6a
                         begin C(x) \leftarrow C[C(x)]
6b
                                 D(x) \leftarrow D[C(x)]
                         end
7
                \forall x \text{ s.t. } Flag(x) = 0 \text{ do } D(x) \leftarrow D[D(x)]
                comment: Clean Up (by column contraction)
8
                \forall x, y \text{ s.t. } y = D(y) \text{ do}
8a
                    \forall z s.t. Flag(z)=1 do
8b
                         A(x,y) < -- Min\{A(x,z) \neq 0 \mid D(z) = D(y)\}
9
               \forall x \text{ do if } D(x) \neq x \text{ then } Flag(x) \iff 0
       end
    end
```

Figure 5: Algorithm SPAN.TREE

processors. Hence, the changes do not affect the upper time and processor bounds of Algorithm MOD.CONNECT (Corollary 3.9) and thus Algorithm SPAN.TREE generates all spanning trees of G in $O(\log^2 n)$ time units with $n_r n / \log^2 n_1$ processors.

Minimum Spanning Tree

Given a weighted, connected and undirected graph G, it is often of interest to determine a spanning tree of minimum total edge weight, i.e., such that the sum of the weights of all edges in the tree is minimum. Such a tree is called a minimum spanning tree (\underline{MST}) . In [28], Levitt and Kautz implemented Sollin's algorithm [7 p.189] on their cellular array and yielded the first parallel algorithm for determining MST. By using a transitive closure algorithm to find the spanning trees, Csanky [13] produced an $0(\log^3 n)$ algorithm with n2.81 processors. By modifying Algorithm CONNECT to find spanning trees, Savage [37 p.42-45] reduced 0 (log2n) with ncn/log na to processors. processor bound of her method can further be improved to n_cn/log²n, by employing Algorithm SPAN.TREE with a similar modification in selecting smallest incident node. That node j is selected to be the smallest incident node for node i if edge (i,j) has the minimum weight among all the edges emanating from node i. Moreover, if there is a stie, the edge with smallest node label as before. This

smallest incident node in Algorithm SPAN.TREE. This is summarized in the corollary below.

Corollary 3.10: The MST of a weighted, connected and undirected graph with n nodes can be determined in O(log²n) tire units by using n_rn/log²n₁ processors.

Transitive Closure of Undirected Graphs

Once the connected components of an undirected graph G are found, the transitive closure A'' of G can be easily obtained with an additional comparison, i.e., A''(i,j) = 1 if and only if i and j belong to the same connected component. This additional comparison can be done in $\log^2 n$ time units by using $n^2/\log^2 n$ processors. Hence, with this additional step, Algorithm MCD.CONNECT finds the transitive closure of an undirected graph with n nodes in $O(\log^2 n)$ time units by using $n_1 n/\log^2 n_1$ processors. This improves on Savage's $O(\log^2 n)$ algorithm with $n_1 n/\log n_1$ processors [37 p.50]. Thus, we have the following corollary.

Corollary 3.11: The transitive Closure of an nxn symmetric Boolean matrix can be determined in $O(\log^2 n)$ time units using $n_f n/\log^2 n_1$ processors.

This method, unfortunately, can not be extended to reduce the processor bound for the problem of finding all-pairs shortest paths.

3.2 Some Connectivity Problems in Directed Graphs

In directed graphs, the properties involving paths, cycles, and connectivity become more complicated than in undirected graphs because of the edge orientations. In this section, we turn our attention to directed graphs and see whether we can get good upper bounds for the problems of finding different connected components.

Weakly Connected Components

The weakly connected components of a directed graph are easily obtained by ignoring the edge directions and removing duplicate edges, and then using Algorithm MOD.CONNECT to find the connected components of the resulting undirected graph. The conversion of the adjacency matrix can be done in log2n time units with processors. Thus, finding weakly connected components of an n-node directed graph: takes at most O(log2n) time units with nrn/log2n processors. The algorithm is as follows:

Algorithm WEAK. GON

- 1. $\forall i,j \quad A(i,j) \leftarrow A(i,j) \quad OR \quad A(j,i)$
- 2. Find the connected components by Algorithm MOD. CONNECT

Strongly Connected Components

Now consider the problem of strongly connected components of a directed graph with n nodes. Based on matrix multiplication for computing the reflexive transitive

closure A" of adjacency matrix A, Arjomandi [2] presented an algorithm for finding the strongly connected components of an n-node directed graph in $0(\log^2 n)$ time units with n³ processors and $2n^2 + n$ storage. By using Chandra's parallel Strassen's algorithm to compute A", we propose a new Algorithm STRONG.CON below which requires $0(\log n(n^2 \cdot 81)/p)$ time units with $P \leq n^2 \cdot 81/\log n$ processors and $n^2 + n$ storage.

Algorithm STRONG.CON

- 1. Find A", the reflexive transitive closure of A.
- 2. A"(i,j) <- A"(i,j) AND A"(j,i)
- 3. Index(i) <-- the position of the first nonzero entry in

· In · Algorithm STRONG . CON, A requires nº storage. Employing Chandra's algorithm to compute $0 (\log n (n^{2 \cdot 81})/P)$ time units with $P \le n^2 \cdot 81/\log n$ processors. Since row i of A marks all the reachable pairs nodes from node i, step 2 only removes the mark of the nonmutually reachable pairs of nodes from A which takes one unit with n2 tire processors. Step 3 uses t.he smallest-labelied node in each strongly connected components identify the corresponding components which takes log n time units with n^2 processors and n extra storage. (Notice that due to the symmetry of A", steps 2 and 3 can be performed only on the lower triangular matrix of A" without

affecting the result.) Hence, the total time is $0 (\log n (n^2 \cdot 8^1)/P)$ time units with $P \le n^2 \cdot 8^1/\log n$ processors. The result is summarized as follows.

Corcllary 3.12: Algorithm STRONG.CON determines the strongly connected components of an n-node directed graph in 0(log $n(n^2 \cdot 8^1)/P$) time units using $P \le n^2 \cdot 8^1/\log n$ processors.

Unilateral Connectivity

In the case of finding the unilaterally connected components of an n-node directed graph G, Arjomandi [3] showed that the number of unilaterally connected components can grow exponentially with n. It implies either exponential time or processors are required for any parallel algorithm (otherwise the open question P = NP would be settled.) which is beyond the scope of this thesis. Nevertheless, if the problem is limited to verify unilateral connectivity; we construct a parallel algorithm below which solves this problem in $O(\log n(n^{2 \cdot 81})/P)$ time units with $P \le n^{2 \cdot 81}/\log n$ processors.

Algorithm UNI.CON

- 1. Find A", the reflexive transitive closure of A.
- 2. A" $(i,j) \leftarrow A$ " (i,j) OR A" (j,i)
- 3. if A"(i,j)=| Vi,j then return 'Unilaterally connected'
 else return 'Non-unilaterally connected'

Step 1 computes all the reachable nodes from all nodes which can be done in $\Im(\log n(n^2 \cdot 6^1)/P)$ time units with $P \leq n^2 \cdot 8^1/\log n$ processors using Chandra's algorithm. By definition, if G is unilaterally connected, there must be at least one path between each pair of nodes. This is simulated in steps 2 and 3 using one and 2log n time units, and n^2 and $n^2/2$ processors respectively

Hence, Algorithm UNI.CON takes $\Im(\log n(n^{2\cdot 81})/P)$ time units with $P \le n^{2\cdot 81}/\log n$ processors.

Acyclicness

The problem of verifying acyclicness of a directed graph G can be reduced to computing the transitive closure A" of G. If all the diagonal elements of A" are zero, it implies that there exists no cycle in G. The algorithm is as follows.

Algorithm Acyclic

- 1. Find A", the transitive closure of G
- 2. if A"(i,i)=0 \(\forall i\) then return 'Acyclic'
 else return 'Cyclic'

Step 1 can be done in $\Im(\log n(n^2 \cdot 8^1)/P)$ time units using $P \le n^2 \cdot 8^1/\log n$ processors. Step 2 takes $\log n$ time units with $\ln 2^1$ processors. Hence, Algorithm Acyclic takes $\Im(\log n(n^2 \cdot 8^1)/P)$ using $P \le n^2 \cdot 8^1/\log n$ processors.

CONCLUSION,

It has been demonstrated that under an idealized parallel computation, graph problems can efficiently by representing graphs as adjacency matrices. optimal algorithms were presented for computating $A(n) = a(1) \otimes a(2) \otimes ... \otimes a(n)$, whose time bounds were proven to be equal to the theoretical lower time bounds in both bounded and unbounded parallelism, where is associative binary operation. This result, together with the. exploitation of the reducibility of the problem size by at ~ least half after each iteration, facilitates the reduction processor requirements by a factor of log n over the existing algorithms for a set of graph problems that can be reduced to the problem of finding the contected components of an n-node undirected graph. Moreover, the number of processors needed to execute each algorithm is optimally utilized (i.e., E(P) = O(1)).

In general, the technique developed in Section 3.1.3 for achieving the processor reduction mentioned above can be applied analogously to reduce the processor requirement for any parallel algorithm in which the problem size is reduced by at least half after each iteration. Furthermore, if a problem's size can be reduced by a factor of the square root of n after each iteration, O(login) time requirement can be

improved to $0(\log i - in)$ by a similar technique where i>1. An algorithm possessing this property still awaits discovery however.

pointed out in Section 2.2.2. the requirements of many existing parallel graph algorithms were shown to be reducible by choosing the current best matrix multiplication algorithm (i.e. Chandra's parallel version of Strassen's algorithm). By using Chandra's algorithm to compute the transitive closure of an n-node directed graph, efficient parallel algorithms were formulated for detecting the existence of negative cycles (in Section 2.2.2), finding strongly connected components, verifying unilateral connectivity and acyclicness (in Section 3.2), each using 0(log n(n2.81)/P) time units With $P \leq n^2 \cdot 81/\log n$ processors, $S(P)^{\circ} = O(P/\log n)$ and $E(P) = O(1/\log n)$.

The construction of an $0(\log n)$ parallel algorithm for matrix multiplication using less than $0(n^2 \cdot 81/\log n)$ processors remains an open problem whose solution would imply improvements on the corresponding sequential algorithm and many other matrix oriented problems.

The results in this thesis should provide a better understanding of the relationship of programs to machine organization offering new insights into the design of practical parallel computers.

REFERENCES

- [1] Agerwala T. and B. Lint, "Communication in Parallel Algorithms for Boolean Matrix Multiplication," Proc. of the 1978 International Conf. on Parallel Processing, 1978, pp. 146-153.
- [2] Arjomandi F., "A Study of Parallelism in Graph Theory," Ph.D. Dissertation TR 86, Dept. of Comp. Sci., U. of Toronto, 1975.
- [3] Arjomandi E., "On Finding All Unilaterally Connected Components of a Digraph," <u>Information Processing Letters</u>, Vol. 5, May 1976, pp. 8-10.
- [4] Backhous R.C. and B.A. Carre, "Regular Algebra Applied to Path-Finding Problems," J. Inst. Math. Appl., Vol. 15, pp. 161-186.
- [5] Faer J.L., "A Survey of Some Theoretical Aspects of Multiprocessing," <u>ACM Computing Surveys</u>, Vol. 5, March 1973, pp. 31-80.
- [6] Eaudet G. and D. Stevenson, "Optimal Sorting Algorithms for Parallel Computers," <u>IEFE Trans.</u> on <u>Computers</u>, Vol. C-27, Jan. 1978, pp. 84-87.
- [7] Berge C. and A. Chouila-Houri, <u>Programming</u>, <u>Games</u>, <u>and Transportation</u> <u>Networks</u>, John Wiley, New York, 1965, rp. 179.
- [8] Best M.R., P. van Bmde Boas, and h.W. Lenstra Jr., "A Sharpened Version of the Aanderaa-Rosebery Conjecture," TR ZW 30-74, Mathematisch Centrum, Amsterdam, 1974.
- [9] Frent R., "The Paralell Evaluation of General Arithmetic Expressions," <u>JACM</u> Vol. 21, April 1974, pp. 2041-206.
- [10] Chandra A.K., "Maximal Parallelism in Matrix Multiplication," IBM Research Report RC 6193, 1976.
- [11] Chen S.C., "Speedups of Iterative Programs in Multiprocessing Systems," Ph.D. Dissertation, Dept. of Comp. Sci., U. Of Illinois, Urbana, 1975.
- [12] Crane B.A., "Path Finding with Associative Memory," <u>IEEE Trans.</u> on <u>Computers</u>, Vol. C-17, July 1968, pp.691-693.

- [13] Csanky L., "On the Parallel Complexity of Some Computational Problems," Ph.D. Dissertation, Comp. Sci. Divison, U. of California, Berkeley, 1974.
- [14] Eckstein D.M. and D.A. Alton, "Parallel Graph Processing Using Depth-First Search," A Conf. on Theoretical Comp. Sci., U. of Waterloo, 1977, pp. 21-29.
- [15] Feng T.Y., (Editor) ACM Computing Surveys, Vol. 9, No. 1, March 1977, pp. 3-129.
- [16] Flynn M.J., "Some Computer Crganizations and Their Effectiveness," <u>IEEE Trans.on Computers</u>, Vol. C-21, Sept. 1972, pp. 948-960.
- [17] Furman M.E., "Application of a Method of Fast Multiplication of Matrices in the Problem of Finding the Transitive Closure of a Graph," <u>Soviet Math. Dokl.</u>, Vol. 11, No. 5, 1970, pp. 1252.
- [18] Gentleman W.M., "Some Complexity Results for Matrix Computation on Parallel Processors," <u>JACM</u>, Vol. 25, Jan. 1978, pp. 112-115.
- [19] Goldschlager L.M., "Synchronous Parallel Computation," Ph.D. Dissertation TR 114, Lept. of Comp. Sci., U. of Toronto, 1977.
- [20] Heller D., "A Survey of Parallel Algorithms in Numerical Linear Algebra," <u>SIAM Keview</u>, Vol. 20, Oct. 1978, pp.740-777.
- [21] Hirschberg D.S., "Parallel Algorithms for the Transitive Closure and the Connected Component Problems," <u>Proc. of 8th Annual ACM Symposium on Theory of Computing</u>, 1976, pp. 55-57.
- [22] Holt R.C. and E.M. Reingold, "On the Time Required to Detect Cycles and Connectivity in Graphs," <u>Mathematical Systems Theory</u>, Vol. 6, 1972, pp.103-106.
- [23] Hyafil L. and H.T. Kung, "Parallel Algorithms for Solving Triangular Linear Systems with Small Parallelism," Dept. of Comp. Sci., Carnegie-Mellon U., Fittsburgh, Pa., 1974.
- [24] Kirkpatrick D.G., "Determining Graph Properties from Matrix Representations," <u>Proc. of 6th Annual ACM Symposium on Theory of Computing</u>, 1974, pp. 84-90.

- [25] Kung H.T., and D. Stevenson, "A Software Technique for Reducing the Routing Time on a Parallel Computer with a Fixed Interconnection Network," in <u>High Speed Computer and Algorithm Organization</u>, Academic Press, 1977, pp. 423-433.
- [26] Lawler E.L., <u>Combinatorial Optimization: Networks and Matroids</u>, Holt, Rinehart and Winston, 1976.
- [27] Iee R., "Optimal Parallel Computations for SIMD Computer," Ph.D. Dissertation, Dept. of Comp. Sci., U. of Alberta, 1976.
- [28] Levitt K.N. and W.H. Kautz, "Cellular Arrays for the Solution of Graph Problems," <u>CACM</u>, Vol. 15, Sept. 1972, pp.789-801.
- [29] Miranker W., "A Survey of Parallelism in Numerical Analysis," <u>SIAM Review</u>, Vol. 13, Oct. 1971, pp. 524-547.
- [30] Munro I. and M. Paterson, "Optimal Algorithms for Parallel Polynomial Evaluation," <u>JCSS</u>, Vol. 7, 1973, pp. 189-198.
- [31] Munro I., "Efficient Determination of the Transitive Closure of a Directed Graph," <u>Information Processing Letters</u>, Vol. 1, 1971, pp. 56-58.
- [32] Ortega J. and R. Voigt, "Solution of Partial Differential Equations on Vector Computers," <u>Proc. of the 1977 Army Numerical Analysis and Comp. Conf.</u>
- [33] Pease M.C., "The Indirect Binary n-Cube Microprocessor Array," <u>IEFF Trans.</u> on <u>Computers</u>, Vol. C-26, pp. 458-473, May 1977.
- [34] Preparata F.P., "New Parallel-Sorting Schemes," <u>IEEE</u>
 <u>Trans. on Computers</u>, Vol. C-27, July 1978, pp. 669-673.
- [35] Rivest R.L. and J. Vuillemin, "On Recognizing Graph Properties from Adjacency Matrices," Theor. Comp. Sci., Vol. 3, Dec. 1976, pp. 371-384.
- [36] Sameh A.H. and D.J. Kuck, "Parallel Direct Linear System Solvers A Survey," <u>Mathematics and Computers in Simulation</u>, XIX, 1977, pp.272-277.
- [37] Savage C.D., "Parallel Algorithms for Graph Theoretical Problems," Ph.D. Dissertation R-784, Dept. of Math., U. of Illinois, Urpana, 1977.

- [38] Siegel H.J., "Interconnection Networks for SIMD Machines," <u>Computer</u>, Vol. 12, June 1979, pp. 57-65.
- [39] Strassen V., "Gaussian Elimination is Not Optimal,"
 Numerische Mathematik, Vol. 13, 1969, pp, 354-356.
- [40] Sullivan H., T.R. Bashkow, and K. Klappholz, "A Large Scale Homogeneous Fully Distributed Parallel Machine,"

 4th Annual Symposium on Comp. Architecture, March 1977, pp. 105-124.
- [41] Thompson C. and H.T. Kung, "Sorting on a Mesh-Connected Parallel Computer," <u>CACM</u>, Vol. 20, April 1977, pp. 263-27C.
- [42] Thurber K.J. and L.D. Wald, "Associative and Parallel Processors," <u>ACM Computing Surveys</u>, Vol. 17, Dec. 1975, pp. 215-255.
- [43] Trajan R., "Depth-First Search and Linear Graph Algorithms," SIAM J. Comput., Vol. 1, June 1972, pp. 146-160.