

Received November 1, 2018, accepted November 20, 2018, date of publication December 3, 2018, date of current version January 7, 2019.

Digital Object Identifier 10.1109/ACCESS.2018.2884506

Real-Time Simulation of Hybrid Modular Multilevel Converters Using Shifted Phasor Models

YINGDONG WEI¹, (Member, IEEE), DEWU SHU¹⁰², (Member, IEEE), XIAORONG XIE¹⁰¹, (Senior Member, IEEE), VENKATA DINAVAHI¹⁰³, (Senior Member, IEEE), AND ZHENG YAN¹⁰²

¹State Key Laboratory of Power System, Department of Electrical Engineering, Tsinghua University, Beijing 10086, China
 ²Department of Electrical Engineering, Shanghai Jiao Tong University, Shanghai 200240, China
 ³Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB T6G2V4, Canada

Corresponding author: Dewu Shu (shudewu@sjtu.edu.cn)

This work supported in part by the National Key Research and Development Program of China under Grant 2017YFB0902000, in part by the National Natural Science Foundation of China under Grant 51737007, in part by the Science and Technology Project of State Grid under Grant SGXJ0000KXJS1700841, in part by the Power Electronics Science and Education Development Program of Delta Group, and in part by the Technology Projects of State Grid Corporation of China under Grant 522000180001.

ABSTRACT The real-time simulation of modular multilevel converter (MMC) is essential to the evaluation and validation of its control and protection systems. Moreover, the dynamics at both sub-module level and system level are expected from the real-time simulations of MMCs. To achieve this objective, this paper proposes the shifted phasor modeling (SPM) of the MMC by representing each sub-module with a Thevenin equivalent circuit that is derived using shifted phasors with improved accuracy. The efficiency of the SPM is guaranteed by modeling each arm as a switch-dependent Thevenin equivalent circuit. The computational burden remains almost unchanged even when the number of sub-modules increases considerably. The proposed model is materialized using field programmable gate array. And, thus the real-time simulation of MMC-based DC grids can be realized to capture the dynamics at the system level as well as the submodule level. The effectiveness of this paper has been validated in terms of both accuracy and efficiency on a two-terminal MMC-based low-voltage direct current system.

INDEX TERMS DC systems, electromagnetic transient (EMT), field-programmable gate array (FPGA), hardware design, modular multilevel converter (MMC).

I. INTRODUCTION

MMC offers a better prospect for cost-effective power transmissions [1], [2]. In practical MMC projects, the real-time simulation on FPGA plays an essential role in the implementation of the control and protection systems [3], [4]. Since the voltage and current stresses in the circuits and components of MMC are critical for the design of its control and protection strategies, the real-time simulations need to provide the very details of dynamic responses of the system, including dynamics not only at the system level but also at the sub-module level.

Recently, different MMC accelerated models have been proposed, which can be categorized into two types: (i) *Analytical models*, such as the continuous-variable

dynamic model [5], [6], and the steady state model [7], [8], etc. They are accurate and efficient to represent the MMC under steady-state conditions or small disturbances. However, these models cannot simulate DC faults because the nonlinear characteristics of the freewheeling diodes are not represented. (ii) *Averaged value models or AVM*, for instance, i.e., the converter-averaged model (CAM) [9], [10] and the arm-averaged model (AAM) [11]. The CAM separates the whole MMC into ac- and dc- side circuits, or controlled sources. The AAM uses six arms as the basic elements and thus improves the simulation accuracy, especially under dc faults or blockings. The above two types of models focus more on system level dynamics and are mainly adopted in off-line analyses.

For the real-time simulation based on field programmable gate arrays (FPGAs), both sub-module level and system level dynamics are required for detailed studies of a MMC-based system. However, the sub-module level modeling of MMC has always been a challenging task due to the large number of sub-modules in a single arm [3], [4]. On the one hand, the massive switching components greatly increase the number of nodes and the size of the admittance matrix of the system. As a result, it is very hard to model the MMC with high accuracy and real-time efficiency simultaneously. On the other hand, the real-time simulation of a practical AC/DC system would consume huge hardware resources of FPGAs. Usually some special emulation strategies, for instance, system decomposition and parallelization, should be delicately designed to make full use of the limited FPGAs. This also makes it a challenge to model the MMC properly for the real-time simulation.

Previously, several MMC models have been proposed for real-time simulations, such as the CAM in [10], the AAM in [12]-[15] and the detailed equivalent model (DEM) in [16]-[18]. However, they mostly focus on the systemlevel dynamics, without a simultaneous consideration of the dynamics at the sub-module level. Generally, the responses following DC faults have not been thoroughly investigated [13]. Moreover, when the sub-module of the DEM transits from the on-state to the off-state during the blocking period, numerical problems, i.e., the oscillations of the arm current, would appear [16]. Even worse, the accuracy of the DEM is sensitive to the off-state resistances of switches. In [17], different voltage balanced methods are compared on FPGA in order to reduce the resource utilization and the calculation burden. It should be noted that all these existing models cannot give phasor values and instantaneous values of AC quantities at the same time. Therefore, there is an urgent need for a MMC model that can provide dynamics at both sub-module and system levels.

Another issue is that most of existing MMCs adopt the topology with half-bridge or full-bridge sub-modules. But a recent requirement of MMC (as least here in China) is that it should have dc-fault blocking and dc-fault ride-through capabilities. As a result, hybrid MMC configurations with those capabilities are undergoing fast development. Thus there is a need for the modeling of such hybrid MMC to investigate its detailed dynamics through real-time simulations.

In this paper, the real-time shifted phasor modeling (SPM) method is proposed to address the above issues. Special emphases are put on its embedment in the FPGA-based real-time simulation of a hybrid MMC configuration with the mixed use of double half-bridge sub-module (DBSM) and cross-connected double half-bridge sub-module (CC-DBSM). The developed SPM has the following salient features:

1) As derived using the nodal analysis approach, the realtime SPM is much more accurate than the traditional averaged model.



FIGURE 1. Circuit configuration of the hybrid MMC and its sub-modules.

2) It preserves the additional benefit of producing wide frequency band phasor and instantaneous values of AC quantities simultaneously and thus is suitable for the simulation of system dynamics at both sub-module and system levels..

3) With each arm of the SPM represented with a switchdependent Thevenin equivalent circuit and the capacitor voltage of each sub-module updated in a parallel way, the computational burden remains almost unchanged as the number of sub-modules increases. In this way, the efficiency is guaranteed.

4) The SPM has been successfully implemented in the FPGA-based real-time simulation platform, on which the detailed dynamics of hybrid MMCs are emulated accurately and efficiently.

The rest of the paper is organized as follows: Section 2 presents the configuration of the target hybrid MMC. Section 3 details the SPM. In Section 4, the effectiveness of the SPM is validated with a practical hybrid-MMC based DC grid. Brief conclusions are drawn in Section 5.

II. HYBRID MODULAR MULTI-LEVEL CONVERTER

Fig. 1 shows the circuit configuration of the three-phase hybrid MMC, where each sub-module in a single arm can be either double half-bridge sub-module (DBSM) or crossconnected double half-bridge sub-module (CC-DBSM) [1]. The operation states of their switching devices are listed in Tables 1 and 2, respectively. As can be seen, both the DBSM and the CC-DBSM have broader output voltages than the half-bridge and full-bridge sub-modules. During normal states, DBSM and CC-DBSM can be regarded as double series-connected half-bridge sub-modules. Their output voltages are the sums of the capacitor voltages of the two inserted sub-modules. Another striking advantage of the hybrid MMC is that the additional CC-DBSMs in each arm enable the hybrid MMC to own the capability of blocking DC-side

TABLE 1. Operating State of DBSM.

State	S_1	S_2	S_3	S_4	Output
1	1	0	1	0	U_{c1}
2	0	1	0	1	U_{c2}
3	1	0	0	1	$U_{c1} + U_{c2}$
4	0	1	1	0	0
blocking	0	0	0	0	$U_{c1} + U_{c2}, i_{arm} > 0$
DIOCKIIg		0	0	0	$0, i_{arm} < 0$

TABLE 2. Operating State of CC-DBSM.

State	S_1	S_2	S_3	S_4	S_5	S_6	Output
1	0	1	1	0	0	1	U_{c1}
2	1	0	1	0	1	0	U_{c2}
3	0	1	1	0	1	0	$U_{c1} + U_{c2}$
4	1	0	1	0	0	1	0
5	1	0	0	1	0	1	$U_{c1} + U_{c2}$
blocking	0	0	0	0	0	0	$\begin{array}{c} U_{c1} + U_{c2}, i_{arm} > \\ 0 \end{array}$
							$-U_{c1}$ - U_{c2} ,
							$i_{arm} < 0$

 TABLE 3.
 Switch number of different combinations(HBSM:half-bridge

 SM; FBSM:full bridge SM; CDSM: Clamp-Double SM).
 Example SM: Clamp-Double SM).

Туре	Submodule	Switch	Switch	DC fault
	number	number	number of	capability
			conduction	
HBSM+FBSM	2N	5.732N	2.866N	
DBSM+CDSM	N	3.295N	1.431N	1
DBSM+CC-	N	2.428N	1.214N	yes
DBSM				

faults. That is to say, CC-DBSMs in blocking states can help to limit the fault current by providing the negative voltage in the circuit loop.

Suppose in each arm, there are n DBSMs and m CC-DBSMs in all. When the DC fault occurs and all the sub-modules are blocked, the maximum negative voltage provided by all the CC-DBSMs is:

$$v_{Fmax} = \frac{V_{dc}}{2(m+n)} \times 2m \tag{1}$$

In order to enable the dc-fault blocking capability, the maximum sum voltages of all the CC-DBSMs in the upper and lower arms should be larger than peak value of AC voltage (suppose the modulation ratio equals one):

$$\frac{V_{dc}}{2(m+n)} \times 4m > \frac{\sqrt{3}V_{dc}}{2} \tag{2}$$

In other words, the ratio between the number of CC-DBSMs and DBSMs should satisfy:

$$\frac{n}{m} \le \frac{4}{\sqrt{3}} - 1 \tag{3}$$

As shown in Table 3, the combination of DBSMs and CC-DBSMs will have the least switch number and the least switch number of conduction, where the hybrid MMCs all have the dc fault blocking capability.

III. REAL-TIME SPM OF THE HYBRID MMCS BASED ON NODAL ANALYSIS APPROACH

A. BRIEF INTRODUCTION OF SHIFTED PHASOR MODELLING (SPM)

In a power system, electrical variables generally have a bandpass characteristic with their frequency band centered around the fundamental frequency ω_s , which can be represented by its shifted phasor form [19]–[21]:

$$\begin{cases} S(t) = \hat{S}(t)e^{j\omega_{s}t} \\ \hat{S}(t) = s_{I}(t) + js_{Q}(t) \end{cases}$$

$$\tag{4}$$

where $\hat{S}(t)$ is also called complex envelope of the timedomain signal S(t), which keeps the low-frequency dynamics of S(t); $s_I(t)$ and $s_Q(t)$ are the real and imaginary parts of $\hat{S}(t)$. The envelope or the phasor of the time-varying signal $s_I(t)$ can be calculated by:

$$\hat{S}(t) = \sqrt{[s_I(t)]^2 + [s_Q(t)]^2}$$
(5)

Moreover, (1) can be also expressed as follows [19]–[21]:

$$S(t) = s(t) + jH[s(t)]$$
(6)

where

$$H[s(t)] = \frac{1}{\pi} \int_{-\infty}^{\infty} \frac{s(\tau)}{t - \tau} d\tau$$
(7)

denotes the Hilbert transformation.

Theoretically, SPM models have the following advantages:

i) They can use a much larger time step than traditional EMT models so that simulation efficiency will be dramatically improved without the loss of accuracy.

ii) The dynamics at both system level and sub-module level are preserved.

iii) They produce instantaneous and phasor waveforms simultaneously.

iv) SPM models capture wide-band frequency dynamics. Actually, the frequency band of SPM models is just limited by the time step.

Thanks to above distinct features, the SPM concept is adopted hereafter to develop the models of hybrid MMC.

B. SPM BASED EQUIVALENT MODEL OF THE CAPACITOR

Based on the concept of SPM, the dynamics of the capacitor in each sub-module can be expressed by [19]–[21]:

$$\frac{d\hat{v}_c(t)}{dt} = \frac{1}{C} [\hat{i}_c(t) - j\omega_s C\hat{v}_c(t)]$$
(8)

where $\hat{v}_c(t)$, $\hat{i}_c(t)$ are the shifted phasors of the capacitor voltage and current.

With shifted phasors converted back into the time-domain form, the capacitor current can be obtained and discretised based on the Trapezoidal algorithm, or

$$i_{c}(t) = \left[\frac{2C}{\Delta t} + j\omega_{s}C\right]v_{c}(t) + \left[-\frac{2C}{\Delta t} + j\omega_{s}C\right]v_{c}(t - \Delta t)e^{j\omega_{s}\Delta t} - i_{c}(t - \Delta t)e^{j\omega_{s}\Delta t}$$
(9)

where Δt is the simulation step. After some manipulations, the Norton equivalents, or the conductance and the equivalent current of the capacitor, can be expressed by

$$\begin{cases} i_c(t) = Gv_c(t) + J_c(t - \Delta t) \\ J_c(t - \Delta t) = Ai_c(t - \Delta t) + Bv_c(t - \Delta t) \end{cases}$$
(10)

where

$$\begin{cases} A = -e^{j\omega_s\Delta t} \\ B = \left[-\frac{2C}{\Delta t} + j\omega_s C\right]e^{j\omega_s\Delta t} \\ G = 1 / \left[\frac{2C}{\Delta t} + j\omega_s C\right] \end{cases}$$
(11)

Based on the rotation transformation matrix (9) [22], the capacitor current (7) is further expressed with the separate real and imaginary parts as shown in (10), where the parameters are derived by the rotation transformation.

$$T(t) = \begin{bmatrix} \cos \omega_s t & \sin \omega_s t \\ -\sin \omega_s t & \cos \omega_s t \end{bmatrix}$$
(12)
$$\begin{cases} \begin{bmatrix} i_c^x(t) \\ i_c^y(t) \end{bmatrix} = G_{cxy} \begin{bmatrix} v_c^x(t) \\ v_c^y(t) \end{bmatrix} + \begin{bmatrix} J_c^x(t - \Delta t) \\ J_c^y(t - \Delta t) \end{bmatrix} \\ \begin{bmatrix} J_c^x(t - \Delta t) \\ J_c^y(t - \Delta t) \end{bmatrix} = K_v \begin{bmatrix} v_c^x(t - \Delta t) \\ v_c^y(t - \Delta t) \end{bmatrix} + K_i \begin{bmatrix} i_c^x(t - \Delta t) \\ i_c^y(t - \Delta t) \end{bmatrix}$$
(13)

with

$$G_{cxy} = \frac{2C}{\Delta t} I_{2\times 2} - T(-\frac{\pi}{2\omega_s})\omega_s C$$

$$K_v = -\frac{2C}{\Delta t} I_{2\times 2} - T(-\frac{\pi}{2\omega_s})\omega_s C$$

$$K_i = -T(-\frac{\pi}{2\omega_s})$$
(14)

where G_{cxy} , $\left[J_c^x(t - \Delta t) J_c^y(t - \Delta t)\right]^T$ denotes the conductance matrix and the equivalent current vector in the *xy* coordinate.

Finally, the Thevenin resistance R_{ceq} and the Thevenin equivalent voltages $[v_{ceq}^x(t - \Delta t), v_{ceq}^y(t - \Delta t)]^T$ in the *xy* coordinate of the capacitor are obtained as:

$$\begin{cases} R_{ceq} = [G_{cxy}]^{-1} \\ \begin{bmatrix} v_{ceq}^{x}(t - \Delta t) \\ v_{ceq}^{y}(t - \Delta t) \end{bmatrix} = -[G_{cxy}]^{-1} K_{v} \begin{bmatrix} v_{c}^{x}(t - \Delta t) \\ v_{c}^{y}(t - \Delta t) \end{bmatrix} \\ -[G_{cxy}]^{-1} K_{i} \begin{bmatrix} i_{c}^{x}(t - \Delta t) \\ i_{c}^{y}(t - \Delta t) \end{bmatrix} \end{cases}$$
(15)

Eq. (9) instead of the Trapezoidal method in [3] is used for discretization because the former can achieve higher accuracy than the latter [19]. Moreover, the proposed method can produce phasor and instantaneous values simultaneously, showing dynamics at the sub-module level and the system level. Specifically, instantaneous values can be used for control and protection strategies of the MMC, and phasor values can be used for studying interactions between the MMC and the AC grids.

C. SPM BASED EQUIVALENT MODEL OF THE SUB-MODULE

As indicated above, either DBSM or CC-DBSM can be regarded as double series-connected half-bridge sub-modules in the normal state. So the equivalent models of DBSM and CC-DBSM can be obtained using those of the upper and lower half-bridge sub-modules.

Taking the capacitors and switches into account, the upper sub-module of the DBSM in Fig. 1 can be replaced with an equivalent Thevenin circuit, which is governed by

$$\begin{bmatrix} v_{sm}^{x}(t) \\ v_{sm}^{y}(t) \end{bmatrix} = \begin{bmatrix} R_{sm} \\ R_{sm} \end{bmatrix} \begin{bmatrix} i_{arm}^{x}(t) \\ i_{arm}^{y}(t) \end{bmatrix} + \begin{bmatrix} v_{sm,h}^{x}(t) - \Delta t \\ v_{sm,h}^{y}(t) - \Delta t \end{bmatrix}$$
(16)

In (16), the resistance R_{sm} and the sub-module voltage $v_{sm,h}(t - \Delta t)$ in the xy coordinate are calculated by

$$R_{sm} = \frac{R_2(R_1 + R_{ceq})}{R_1 + R_2 + R_{ceq}}$$
(17)

$$\begin{bmatrix} v_{sm,h}^{x}(t - \Delta t) \\ v_{sm,h}^{y}(t - \Delta t) \end{bmatrix} = \begin{bmatrix} v_{2}^{x} \\ v_{2}^{y} \end{bmatrix} + \frac{R_{2}}{R_{1} + R_{2} + R_{ceq}} \\ \times \begin{bmatrix} v_{1}^{x} + v_{2}^{x} - v_{ceq}^{x}(t - \Delta t) \\ v_{1}^{y} + v_{2}^{y} - v_{ceq}^{y}(t - \Delta t) \end{bmatrix}$$
(18)

where $i_{arm}^{x}(t)$, $i_{arm}^{y}(t)$ are the arm current in the *xy* coordinate; *R*₁, *R*₂ are the on/off-state resistances of switches *S*₁ and *S*₂; v_{i}^{x} , v_{i}^{y} , i = 1, 2 are the corresponding on/off-state threshold voltages in the *xy* coordinate.

For each sub-module, the capacitor voltage is updated with (13). Particularly, the capacitor current for each submodule is calculated by:

$$\begin{cases} i_c^x(t) = \frac{R_2 i_{arm}^x(t) + v_1^x + v_2^x - v_{sm,h}^x(t - \Delta t)}{R_1 + R_2 + R_{ceq}} \\ i_c^y(t) = \frac{R_2 i_{arm}^y(t) + v_1^y + v_2^y - v_{sm,h}^y(t - \Delta t)}{R_1 + R_2 + R_{ceq}} \end{cases}$$
(19)

Finally, by connecting the Thevenin equivalents of the upper and lower sub-modules in series connection, the overall switch- dependent Thevenin equivalent model of the DBSM, which are determined by the switch function S_1 and S_4 , is given by

$$\begin{bmatrix} v_{DSm}^{x}(t) \\ v_{DSm}^{y}(t) \end{bmatrix}$$

$$= R_{Deq} \begin{bmatrix} \dot{i}_{arm}^{x}(t) \\ \dot{i}_{arm}^{y}(t) \end{bmatrix} + v_{Deq}^{xy}(t - \Delta t)$$

$$= S_{1} \left\{ \begin{bmatrix} R_{sm}^{u} \\ R_{sm}^{u} \end{bmatrix} \begin{bmatrix} \dot{i}_{arm}^{x}(t) \\ \dot{i}_{arm}^{y}(t) \end{bmatrix} + \begin{bmatrix} v_{sm,h}^{u,x}(t - \Delta t) \\ v_{sm,h}^{u,y}(t - \Delta t) \end{bmatrix} \right\}$$

$$+ S_{4} \left\{ \begin{bmatrix} R_{sm}^{l} \\ R_{sm}^{l} \end{bmatrix} \begin{bmatrix} \dot{i}_{arm}^{x}(t) \\ \dot{i}_{arm}^{y}(t) \end{bmatrix} + \begin{bmatrix} v_{sm,h}^{l,x}(t - \Delta t) \\ v_{sm,h}^{l,y}(t - \Delta t) \end{bmatrix} \right\}$$
(20)

where R_{sm}^{u} , $\left[v_{sm,h}^{u,x}(t-\Delta t) v_{sm,h}^{u,y}(t-\Delta t)\right]^{T}$ are the equivalent resistances and voltages of the upper sub-module



FIGURE 2. Equivalent arm model for the hybrid MMC considering the DC-fault blocking capability

of DBSM; R_{sm}^l , $\left[v_{sm,h}^{l,x}(t - \Delta t) v_{sm,h}^{l,y}(t - \Delta t)\right]^T$ are the equivalent resistances and voltages of the lower sub-module of DBSM.

Similarly, the switch dependent Thevenin equivalent model of CC-DBSM, i.e., R_{Cea} , $v_{cea}^{xy}(t - \Delta t)$ can be derived.

D. SPM BASED EQUIVALENT MODEL OF THE ARM

As shown in Fig. 2, there are multiple DBSMs and CC-DBSMs connected in series for each arm. The final SPM-based equivalent model of the arm can be obtained by combining the equivalent models of all the sub-modules. Specifically, the equivalent resistance R_{Deq}^{\sum} and the Thevenin equivalent voltage $v_{Dea}^{\sum,xy}(t-\Delta t)$ of all the DBSMs are calculated by

$$\begin{cases} R_{Deq}^{\Sigma} = \sum_{k=1}^{D} R_{Deq}^{k} \\ v_{Deq}^{\Sigma,xy}(t - \Delta t) = \sum_{k=1}^{D} v_{Deq}^{k,xy}(t - \Delta t) \end{cases}$$
(21)

where *D* is the number of DBSMs in the arm. In (18), R_{Deq}^{Σ} , $v_{Deq}^{\Sigma,xy}(t - \Delta t)$ represent all the DBSMs. They are also the interface circuits for the system-level calculations. The Thevenin equivalents of all the CC-DBSMs, denoted as R_{Ceq}^{Σ} , $v_{Ceq}^{\Sigma,xy}(t - \Delta t)$, can be derived in the same way.

For practical implementation (see Fig. 2), the diodes are treated as a Ron/Roff resistance model in the network solution [4]. Specifically (see Fig. 2), when the voltage of the diode D_{2} , i.e., $v_{D2}(t)$ is larger than 0, the diode D2 is represented as a resistance of R_{on} , otherwise, it will be represented as a resistance of R_{off} . The overall Thevenin equivalents of DBSMs are derived by

$$R_{D} = \begin{cases} \frac{R_{on}R_{Deq}^{\Sigma}}{R_{on} + R_{Deq}^{\Sigma}}, v_{D2}(t) \ge 0\\ \frac{R_{off}R_{Deq}^{\Sigma}}{R_{off} + R_{Deq}^{\Sigma}}, v_{D2}(t) < 0\\ \frac{R_{off}R_{Deq}^{\Sigma}}{R_{off} + R_{Deq}^{\Sigma}}, v_{D2}(t) < 0\\ \frac{V_{Deq}\sum_{i=1}^{N_{i}}R_{Deq}^{\Sigma}}{R_{on} + R_{Deq}\sum_{i=1}^{N_{i}}R_{Deq}^{\Sigma} + V_{Deq}\sum_{i=1}^{N_{i}}, v_{D2}(t) \ge 0\\ \frac{V_{Deq}\sum_{i=1}^{N_{i}}R_{Deq}^{\Sigma}}{R_{off} + R_{Deq}\sum_{i=1}^{N_{i}}R_{Deq}^{\Sigma} + V_{Deq}\sum_{i=1}^{N_{i}}, v_{D2}(t) < 0 \end{cases}$$
(23)

where R_D , V_D are the Thevenin resistance and voltage of DBSMs, respectively; $v_{D2}(t)$ is the voltage of diode D_2 . Thevenin equivalents of CC-DBSMs can be similarly derived.

Thus the equivalent arm model for the hybrid MMC is obtained as in Fig. 2, which consists two common states. As can be seen, only one node is added in the nodal voltage equation for each phase of the system. Otherwise the dimension of the nodal voltage equation will be expanded when the number of sub-modules rises [23], [24]. This is why the proposed Norton equivalent circuit guarantees the simulation efficiency by reducing the number of nodes in each arm. Specifically, in the normal state (namely State N), both DBSM and CC-DBSM are operated as double seriesconnected half-bridge sub-modules. The output voltage of each sub-module is either positive or zero and then the diode D_2 is always off. However, in the blocking state (namely State B), the diode D_1 is not bypassed and the capacitor of DBSM can only be charged, just like the characteristics of the half-bridge sub-modules. Unlike the DBSM, the capacitor of the CC-DBSM can either be charged or discharged according to the direction of $i_{arm}(t)$. When $i_{arm}(t) < 0$, the CC-DBSMs provide negative voltages to the circuit loop to limit the fault current. If the sum of the capacitor voltages is larger than the AC line voltage, the DC fault would be blocked. Otherwise when $i_{arm}(t) > 0$, the arm current flows into the capacitor. However, as the AC line voltage is smaller than the sum of the capacitor voltages, the capacitor voltage of the CC-DBSM would not be charged. It should be noted that the SPM can also applied to other typologies, and DBSM/ CC-DBSM sub-modules are adopted as typical examples.

IV. REAL-TIME SIMULATIONS PLATFORM OF THE HYBRID MMCs ON FPGAs

Fig. 3 shows the hardware implementation of the real-time simulation platform of the hybrid MMCs. The core calculations are carried out in the Virtex 7 FPGA xc7x485tffg 1761-2, which has 303600 look-up tables (LUTs), 607200 flip-flops (FFs) and 2800 digital signal processing (DSP) slices. The simulation results obtained in the FPGA are transferred through a DAC board (DAC34H84 EVM) to the oscilloscope, which displays the results as waveforms.



FIGURE 3. Experimental setup with FPGA-based hardware emulator.

TABLE 4. Latencies and hardware resource utilization (in percentage) of key hardware modules.

Module	Latency	LUT	FF(FIFO)	DSP
Phase shift control	$33 T_{clk}$	3837	2320	9
		(1.26%)	(0.38%)	(0.32%)
Sub-module unit	$109 T_{clk}$	11811	7963	45
		(3.89%)	(1.31%)	(1.61%)
Updates of capacitors	$67 T_{clk}$	22944	15772	94
		(7.56%)	(3.11%)	(3.36%)
Network solution	110-120	24834	8925	66
	T_{clk}	(8.18%)	(1.47%)	(0.63%)
Calculates of power	$7 T_{clk}$	1719	1874	27
		(0.57%)	(0.31%)	(1.31%)

In order to achieve high-level parallelism as well as pipelined structure, the whole system is divided into several juxtaposed modules and each module is implemented as an IP-Core using the Vivado HLS[®] synthesis. The key modules are listed in Table 4. They are: i) the MMC controller, to implement the various control functions, including the current tracking control and the phase-shifted carrier control; ii) the sub-module solvers, to calculate the SPM-based equivalent model of each sub-module; iii) the capacitor updater, to update the capacitor voltage of each sub-module; iv) the network solvers, to calculate the nodal voltage equation of the AC system; and y) the power calculator, to calculate the instantaneous powers of the MMC. Moreover, every variable is represented in the form of single floating point format. IP cores in Xilinx Vivado HLS® synthesis are next used for matrix computation.

The latency and the hardware resource utilization (HRU) are two crucial factors that affect the real-time performance. Their values for each key module are obtained from Vivado HLS[®] synthesis and listed in Table 3. It can be seen that the longest latency is attributed to the module of network solver. It takes up to 110-120 T_{clk} , where $T_{clk} = 10 \text{ ns}$, referring to the clock cycle of the FPGA (Note: The frequency of FPGA is 100 MHz). To achieve real-time simulation, the sum of all latencies should be less than a single simulation step. In our design, the total latency is in the range of 326-336 T_{clk} , which means that a simulation with a time



FIGURE 4. Relationship between the HRU and the level of MMC.



FIGURE 5. The functional configuration of the FPGA-based simulation platform (a) the pipe-lined hardware structure; (b) the top-level state machines.

step more than 10 μs can be efficiently implemented in real time with our developed platform.

Fig. 4 shows the exact relationship between the HRU in percentage and the level of MMC. As the level of MMC increases, the utilized LUTs and FFs of each module grow as well. Noticeably, the increase of HRU is very slow when the level of MMC reaches 30 or more. Specifically, a 45-level MMC just consumes less than 2 times of LUTs and FFs than the 10-level MMC. Therefore, the hardware resources of the target FPGA board are sufficient to simulate hybrid MMCs with even high levels.

Fig. 5(a) illustrates the pipelined hardware structure and the data flow routes of the FPGA-based simulation platform. Each module is packaged into a functional block that is executed in a parallel mode. Controlled by the finite-state machine, all the modules are simulated in a coordinated way, as shown in Fig. 5(b). When the FPGA is reset, the real-time simulation platform will be activated, leaving the standstill



FIGURE 6. Two-terminal DC transmission system with an 11-level hybrid MMC and the control system.

state (S_0) for the initialization state (S_1) . Then in the states of S_2 and S_3 , the simulation reads the RAMs to load the previously stored data, such as the carrier waveforms for the MMC control. In the following state of S_4 , the simulation time is increased by one iteration step. The control of MMC is fulfilled in state S_5 . Specifically, the rectifier/inverter (REC/INV) stations receive the commands of reactive/active power or DC voltage and calculate the threephase reference waveforms, i.e., m_a, m_b, m_c , based on the current-tracking strategies of the MMC. Correspondingly, the driving pulses for each sub-module are generated according to the phase-shifted carrier (PSC) control law. In the state of S_6 , the SPM-based model of each sub-module is calculated and then summarized to constitute the overall SPMbased equivalent model of the arm, which is represented by the combination of the Thevenin equivalent of the DBSM, i.e., R_{Deq}^{\sum} , $v_{Deq}^{\sum,xy}(t - \Delta t)$ and the Thevenin equivalent of the CC-DBSM, i.e., R_{Ceq}^{\sum} , $v_{Ceq}^{\sum,xy}(t - \Delta t)$. The system network solver is executed in the state of S_7 to solve the nodal voltage equations of the entire circuit. Meanwhile, the arm currents or $i_{arm}^{1-6}(t)$ are sent back to the module of MMC control to derive the control variables for the next iteration. After that, the state is transferred from S_8 to S_2 , starting a new round of simulation. The simulation would come to an end if the pre-set time is reached or it is manually terminated.

V. NUMERICAL SIMULATION RESULTS

Case studies are carried out on a two-terminal low voltage direct current (LVDC) system with an 11-level hybrid MMC, where the dc voltage is rated as ± 20 kV (see Fig. 6). Each arm of the MMC consists of 4 DBSMs and 1 CC-DBSM. The number of levels is selected according to a distributed network in Suzhou, Jiangsu Province in China and the level number of arm voltages can be identified from the waveforms of the oscilloscope clearly. Among the stations of S_1 and S_2 , one is operated as the rectifier and the other as the inverter. The control structure of both stations, as also shown in Fig. 6, are the same except that different references are used for the different control mode. The inner loop is the current-tracking control in the d-q reference frame. In the outer loops, station S_2 adopts the DC voltage control to maintain the voltage of DC links; while station S_1 uses the reactive power control to

produce the required var. The over-current protection (OCP) and the voltage-derivative protection (VDP) are also implemented in the simulation as the DC line protection (LPR) of the MMC. The PI section model is used for the transmission line. The reference curves are obtained using the detailed switching model with EMT simulations in PSCAD/EMTDC.

For the real-time simulations of our cases, both the main circuit and the controller are implemented in FPGA boards. Specifically, the main circuit in Fig. 6 is implemented as several modules in the FPGA, such as the sub-module solver module, capacitor updater network solver module, etc. The controller in Fig. 6 is also implemented as several modules in the FPGA, such as the MMC controller module, power calculator module, etc. As both the main circuit and the controller are programmed in the FPGAs, the new modelling of the main circuit and new control strategies can be tested in the FPGA freely.

A. STEADY-STATE SIMULATION

Fig. 7 shows the steady-state waveforms of the MMC, including the converter output voltage, the arm voltage and the currents of the upper & lower arms. In each sub-plot, the results obtained with the real-time simulation platform (in the upper part) are compared side by side with those obtained with the commercial software of PSCAD/EMTDC, where the time step of 10 μs is used. Obviously, they are very consistent. Moreover, the real-time simulation can capture the switching dynamics of the arm voltage.

The waveforms of capacitor voltages of the upper and lower arms in Fig. 8 also show that SPM produces almost the same dynamic responses of each sub-module as the PSCAD/EMTDC. Therefore, the effectiveness of the SPM in simulating the dynamics at the sub-module level is confirmed.

B. SIMULATION OF A SYMMETRICAL AC FAULT

A three-phase resistive short-circuit is applied at F1 in Fig. 6. The fault starts at $t = 0.35 \ s$ and lasts for 50 ms. The comparisons of dynamic responses are displayed in Fig. 9. It can be seen that the real-time simulation results are in good agreement with those of PSCAD/EMTDC. Immediately after the fault, an evident drop of the arm voltage and the capacitor voltages can be observed in Figs. 9 (a) and (c). As a result, the magnitude of the arm voltage during the fault is much smaller than its steady-state value. Nevertheless, the submodule of each arm will not be blocked during the AC fault. Such a simulation case has demonstrated that the SPM can precisely reflect the detailed responses of the capacitor at each sub-module when a fault happens on the AC side of the MMC. Moreover, Figs. 10-11 shows the AC voltages and currents, including instantaneous values in xy coordinate and their corresponding phasor curves. Clearly, the latter matches the envelopes of the former exactly. Of particular note is that the phasor curves of the SPM can perfectly reflect wide-band frequency interactions, especially around the clearance of the fault. Therefore, our SPM is more suitable for studies of both sub-module level and system level dynamics.



FIGURE 7. Steady-state results: (a) converter output voltage of phase A; (b) arm voltage of phase A; (c) upper and lower arm currents of phase A.



FIGURE 8. Capacitor voltages of upper and lower arms in phase A.

C. SIMULATION OF A DC FAULT WITH DC-FAULT BLOCKING

A DC pole-to-pole fault is trigged at 0.3 s. Soon the DC current reaches its threshold and the OCP acts to block all IGBTs. As a result, the MMC operates in the rectifier mode until t=0.32s, when the AC-side circuit breaker (CB) opens to isolate the MMC. This simulation case is used to validate the SPM of the hybrid MMC under a DC-fault blocking condition.

Fig. 12 shows the DC currents, the arm voltage of phase A and the capacitor voltages of both the DBSM and the CC-DBSM. It is demonstrated in Fig.12(a) that the fault current of the hybrid MMC is limited to less than 3.5 times of the steady state DC currents. The dynamics of capacitor voltages are displayed in Fig.12(c). Once the DBSM is blocked, its capacitor cannot be charged because the DC voltage of all inserted sub-modules is higher than the AC voltage. So the capacitor voltage is kept fixed. However, the blocking status of CC-DBSM does not prevent its capacitor from being charged by the arm current. As analyzed in Section III(B), when $i_{arm}(t) < 0$, the output voltage of CC-DBSM is negative. And the

In such case, all the CC-DBSMs in the arm provide negative capacitor voltages and the DC fault current is limited. Meanwhile, the absolute values of capacitor voltages of CC-DBSMs will be increased due to the charging current. Otherwise, if $i_{arm}(t) > 0$, both the DBSM and the CC-DBSM provide positive voltages in the circuit loop. And the capacitor voltage of the CC-DBSM is still charged by the arm current. As shown in Fig. 12(c), only when the AC-side CB is switched off, will the DC current gradually drop to zero. Then the capacitor voltages of the CC-DBSM remain unchanged. As also displayed in Fig. 12(b), when $i_{arm}(t) > 0$, the arm current flows into each sub-module. The voltage of each sub-module as well as the whole arm is zero. However, when $i_{arm}(t) < 0$, the arm voltage is the sum of the voltages of all CC-DBSMs in that arm.

current from the AC side to the fault location at the

DC side flows through the capacitor of each CC-DBSM.

D. COMPARISONS OF SIMULATION PERFORMANCE

To compare the simulation accuracy, the proposed SPM and the DEM given in [10] are adopted in the same simulation platforms. The reference results are obtained by simulating



FIGURE 9. Responses with a 50 ms asymmetrical fault applied at t = 0.35s: (a) arm voltage of phase A; (b) upper and lower arm currents of phase A; (c) Capacitor voltages of the upper arm in phase A.



0.35 0.4

0.45 0.5

0.55 0.6

0.65 0.

FIGURE 11. Phasors and instantaneous values of AC currents.

055 06

the system using the detailed model under an unanimous time step of 1 μ s. Fig. 13 shows the relative accuracy improvement of the SPM over the DEM, which is defined as

035 04

$$\varepsilon_{\varepsilon} = \left\| (\varepsilon_{avg}^{DEM} - \varepsilon_{avg}^{SPM}) / \varepsilon_{avg}^{DEM} \right\|$$
(24)

where ε_{avg}^{DEM} , ε_{avg}^{SPM} are the per-unitized average simulation errors of DEM and SPM, respectively. The definition of the average simulation errors can be referred to [23].

Errors of different methods under different time steps are given in Table 5. As can be seen, errors of both DPM and DEM become larger when the time step is increased. However, results of the proposed DPM is more accurate than those the DEM at each time step. Fig. 13 shows the improvement in accuracy as the time step grows. Evidently, the accuracy of the DC current and voltage, achieves a more-than 50% improvement as compared to the DEM when the time step is $200 \,\mu s$ or above. As the time step become larger, the accuracy

TABLE 5.	Errors (eavg	(Unit: p.u.) of	different	methods	under	different
time steps	s table					

0.4 0.45

0.6 0.65

0.7

0.5 0.55 Time [s]

0.3 0.35

Methods	Vac1	u_{dc}	i_{dc}	u_{armA}	i_{armA}	U_{cap1}	U_{cap2}
DEM-	0.041	0.01	0.004	0.064	0.016	0.015	0.018
20s							
DEM-	0.052	0.019	0.007	0.159	0.033	0.046	0.039
50s							
DEM-	0.082	0.028	0.012	0.191	0.078	0.071	0.082
100s							
DPM-	0.025	0.007	0.003	0.056	0.012	0.014	0.012
20s							
DPM-	0.048	0.012	0.005	0.101	0.025	0.032	0.024
50s							
DPM-	0.059	0.015	0.007	0.112	0.052	0.042	0.052
100s							

improvement of DPM over the DEM is even more significant. Taking such improvement in simulation accuracy and the real-time performances into account, the proposed model is



FIGURE 12. Responses with a DC pole-to-pole fault applied at t = 0.3s: (a) DC currents; (b) upper arm voltages of phase A; (c) Capacitor voltages of the DBSM and the CC-DBSM sub-modules.



FIGURE 13. Relative Error improvement of SPM over DEM.

expected to be more suitable for the real-time simulation of large-scale AC/DC systems with even more complicated MMC topologies.

VI. CONCLUSION

In this paper, the real-time dynamic phasor modeling method, which is based on the nodal analysis approach, is proposed to capture the dynamics of MMC at both system and submodule levels accurately and efficiently. Special emphasis has been put on the embedment of the DPM in the FPGA-based real-time simulation of a hybrid MMC configuration. Each sub-module of the hybrid MMC is equivalently represented by the dynamic phasor model (DPM), of which each arm is replaced by a switch-dependent Thevenin equivalent circuit and the sub-module capacitor voltage is updated in a parallel way.

The proposed SPM is realized in a real-time simulation platform based on FPGAs. As demonstrated in a twoterminal MMC-based LVDC system, the developed SPM can give phasor values and instantaneous values of AC quantities simultaneously, which is suitable for both sub-module level and system level dynamics. Moreover, it has achieved an improved accuracy over the traditional averaged model. Therefore, the real-time shifted phasor modeling method offers great potential for the accurate and real-time simulations MMC-based systems.

REFERENCES

- K. Sharifabadi, L. Harnefors, H.-P. Nee, S. Norrga, and R. Teodorescu, *Design, Control and Application of Modular Multilevel Convert*ers for HVDC Transmission Systems. Hoboken, NJ, USA: Wiley, 2016, pp. 278–281.
- [2] D. Shu, X. Xie, H. Rao, X. Gao, Q. Jiang, and Y. Huang, "Sub- and super-synchronous interactions between STATCOMs and weak AC/DC transmissions with series compensations," *IEEE Trans. Power Electron.*, vol. 33, no. 9, pp. 7424–7437, Sep. 2018.
- [3] N. Lin, B. Shi, and V. Dinavahi, "Non-linear behavioural modelling of device-level transients for complex power electronic converter circuit hardware realisation on FPGA," *IET Power Electron.*, vol. 11, no. 9, pp. 1566–1574, 2018.
- [4] Z. Shen and V. Dinavahi, "Real-time device-level transient electrothermal model for modular multilevel converter on FPGA," *IEEE Trans. Power Electron.*, vol. 31, no. 9, pp. 6155–6168, Sep. 2016.
- [5] D. Jovcic and A. A. Jamshidifar, "Phasor model of modular multilevel converter with circulating current suppression control," *IEEE Trans. Power Del.*, vol. 30, no. 4, pp. 1889–1897, Aug. 2015.
- [6] D. Shu, C. Zhang, X. Yu, and Q. Jiang, "A two-stage efficient model of modular multilevel converter for electromagnetic transient simulation," in *Proc. 18th Eur. Conf. Power Electron. Appl. (EPE ECCE Europe)*, Karlsruhe, Germany, Sep. 2016, pp. 1–10.
- [7] R. Oliveira and A. Yazdani, "An enhanced steady-state model and capacitor sizing method for modular multilevel converters for HVDC applications," *IEEE Trans. Power Electron.*, vol. 33, no. 6, pp. 4756–4771, Jun. 2018.
- [8] Q. Song, W. Liu, X. Li, H. Rao, S. Xu, and L. Li, "A steady-state analysis method for a modular multilevel converter," *IEEE Trans. Power Electron.*, vol. 28, no. 8, pp. 3702–3713, Aug. 2013.
- [9] J. Xu, A. M. Gole, and C. Zhao, "The use of averaged-value model of modular multilevel converter in DC grid," *IEEE Trans. Power Del.*, vol. 30, no. 2, pp. 519–528, Apr. 2015.
- [10] J. Xu, C. Zhao, W. Liu, and C. Guo, "Accelerated model of modular multilevel converters in PSCAD/EMTDC," *IEEE Trans. Power Del.*, vol. 28, no. 1, pp. 129–136, Jan. 2013.
- [11] W. Xiang, W. Lin, T. An, J. Wen, and Y. Wu, "Equivalent electromagnetic transient simulation model and fast recovery control of overhead VSC-HVDC based on SB-MMC," *IEEE Trans. Power Del.*, vol. 32, no. 2, pp. 778–788, Apr. 2017.
- [12] X. Ma et al., "Full-scale physical control system real-time digital simulator design for MMC-HVDC simulation and testing," in *Proc. IECON*, Beijing, China, Oct./Nov. 2017, pp. 4518–4523.

- [13] K. Ou et al., "MMC-HVDC simulation and testing based on real-time digital simulator and physical control system," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 2, no. 4, pp. 1109–1116, Dec. 2014.
- [14] Y. Zhang, H. Ding, and R. Kuffel, "Key techniques in real time digital simulation for closed-loop testing of HVDC systems," *CSEE J. Power Energy Syst.*, vol. 3, no. 2, pp. 125–130, Jun. 2017.
- [15] C. Liu, X. Lin, H. Li, X. Cheng, and G. Li, "Sub-module component developed in CBuilder for MMC control and protection test in RTDS," *Int. J. Elect. Power Energy Syst.*, vol. 56, pp. 198–208, Mar. 2014.
- [16] Q. Hao, G.-J. Li, and B.-T. Ooi, "Approximate model and low-order harmonic reduction for high-voltage direct current tap based on series single-phase modular multilevel converter," *IET Gener., Transmiss. Distrib.*, vol. 7, no. 9, pp. 1046–1054, Sep. 2013.
- [17] W. Li, L.-A. Grégoire, and J. Bélanger, "A modular multilevel converter pulse generation and capacitor voltage balance method optimized for FPGA implementation," *IEEE Trans. Ind. Electron.*, vol. 62, no. 5, pp. 2859–2867, May 2015.
- [18] M. Ashourloo, R. Mirzahosseini, and R. Iravani, "Enhanced model and real-time simulation architecture for modular multilevel converter," *IEEE Trans. Power Del.*, vol. 33, no. 1, pp. 466–476, Feb. 2018.
- [19] K. Strunz, R. Shintaku, and F. Gao, "Frequency-adaptive network modeling for integrative simulation of natural and envelope waveforms in power systems and circuits," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 53, no. 12, pp. 2788–2803, Dec. 2006.
- [20] F. Gao and K. Strunz, "Frequency-adaptive power system modeling for multiscale simulation of transients," *IEEE Trans. Power Syst.*, vol. 24, no. 2, pp. 561–571, May 2009.
- [21] P. Zhang, J. R. Marti, and H. W. Dommel, "Shifted-frequency analysis for EMTP simulation of power-system dynamics," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 57, no. 9, pp. 2564–2574, Sep. 2010.
- [22] S. Fan and H. Ding, "Time domain transformation method for accelerating EMTP simulation of power system dynamics," *IEEE Trans. Power Syst.*, vol. 27, no. 4, pp. 1778–1787, Nov. 2012.
- [23] D. Shu, X. Xie, S. Zhang, and Q. Jiang, "Hybrid method for numerical oscillation suppression based on rational-fraction approximations to exponential functions," *IET Gener., Transmiss. Distrib.*, vol. 10., no. 11, pp. 2825–2832, Aug. 2016.
- [24] H. W. Dommel, EMTP Theory Book, 1st ed. Vancouver, BC, Canada: MicroTran Power System Analysis Corporation, 1992, pp. 185–247.



DEWU SHU (M'18) received the B.Sc. and Ph.D. degrees in electrical engineering from Tsinghua University in 2013 and 2018, respectively. He is currently the Tenure-Track Assistant Professor in electrical engineering with Shanghai Jiao Tong University. His research interests include multirate EMT/TS simulations, and parallel and distributed computing.



XIAORONG XIE received the B.Sc. degree from Shanghai Jiao Tong University, Shanghai, China, in 1996, and the M. Eng. and Ph.D. degrees from Tsinghua University, Beijing, China, in 2001. From 2001 to 2005, he was a Lecturer with the Department of Electrical Engineering, Tsinghua University, where he has been an Associate Professor since 2005. His current research interests focus on power system analysis and control, and flexible ac transmission systems.



VENKATA DINAVAHI (SM'08) received the Ph.D. degree from the University of Toronto, Canada, in 2000. He is currently a Professor with the Department of Electrical and Computer Engineering, University of Alberta, Edmonton, Canada. His research interests include real-time simulation of power systems and power electronic systems, large-scale system simulation, and parallel and distributed computing.



YINGDONG WEI (M^{*}08) was born in Xinxiang, China, in 1979. He received the B.S. and M.S. degrees in electrical engineering from Zhejiang University, Hangzhou, China, in 2002 and 2005, respectively, and the Ph.D. degree from Tsinghua University, Beijing, China, in 2009. He is currently a Research Associate with the Department of Electrical Engineering, Tsinghua University. His research interests include modeling and control of flexible ac/dc transmission systems and power quality.



ZHENG YAN (M'98) received the B.S. degree in electrical engineering from Shanghai Jiao Tong University, Shanghai, China, in 1984, and the M.S. and Ph.D. degrees in electrical engineering from Tsinghua University, Beijing, China, in 1987 and 1991, respectively. He is currently a Professor and the Director of electrical engineering with Shanghai Jiao Tong University. His current research interests include the application of optimization theory to power systems, power markets, and dynamic security assessment.

...