

# **Digitally Enhanced SNR Optimized CMOS Optical Receiver**

by

Zarraf Huda

A thesis submitted in partial fulfillment of the requirements for the degree of

Master of Science

in

Integrated Circuit and Systems

Department of Electrical and Computer Engineering

University of Alberta

© Zarraf Huda, 2022

# Abstract

The continuing exponential increase in functionalities of integrated circuits demands high data rate intra-chip and inter-chip communication. However, high speed communications inside silicon chips are often bottlenecked by capacitive drain of the channels. Therefore, as the functionalities of integrated circuits get increasingly sophisticated, achieving the required high bandwidth operations becomes increasingly challenging. Photonic integrated circuits (PIC) are considered as a potential solution, where electronic signals are converted into optical signals and transmitted through waveguide structures. The optical signals are converted back to the electronic domain by photodiodes at the receiving end and then processed by optical receivers. In order to maintain the high data rate operation of the system, the optical receivers must be optimized to perform at high bandwidth. This thesis focuses on enhancing the SNR performance of optical receivers.

The first work of the thesis describes a high gain-bandwidth transimpedance amplifier (TIA) with optimized SNR. The design uses a common gate TIA as the first stage and then the gain and bandwidth is enhanced in the subsequent stages using various techniques. The design is implemented in ST 28-nm FDSOI CMOS technology; it achieves a transimpedance gain of 55 dB $\Omega$  and 3dB bandwidth of 32 GHz. The second work of the thesis focuses on designing an energy efficient inter symbol interference (ISI) equalizer. It proposes an Analog to Sequence Converter (ASC) based Maximum A Posteriori (MAP) decoding equalizer. The concept was implemented in 0.13  $\mu$ m CMOS technology. The implemented prototype is capable of compensating 35+ dB loss at 10 Gb/s data rate with better than 10 pJ/bit energy efficiency.

# Acknowledgements

First and foremost, I would like to convey my sincerest gratitude toward Dr. Masum Hossain for his extraordinary guidance, support, and patience throughout my degree. The materials covered in his undergraduate “Integrated Circuits Design” course is actually what grabbed my interest in this field. Subsequently I had the pleasure of expanding my knowledge of this field while working under his guidance.

I would also like to thank Dr. Mani Vaidyanathan, Dr. Vien Van, Dr. Mrinal Mandal and Dr. Xihua Wang for taking the time out of their busy schedules to serve in my final exam committee.

I would like to extend my appreciation towards Aurangozeb and Shovon Dey for their constant support and advice throughout my degree. I would also like to Thank Carson, Alberto, Behdad and Shakib for making the lab an enjoyable work environment.

Lastly, I would like to thank my parents for their endless support and guidance.

# Contents

<b>Abstract</b>	<b>ii</b>
<b>Acknowledgements</b>	<b>iii</b>
<b>Contents</b>	<b>iv</b>
<b>List of Figures</b>	<b>v</b>
<b>List of Tables</b>	<b>vii</b>
<b>List of Abbreviations</b>	<b>viii</b>
<b>1 Introduction</b>	<b>1</b>
1.1 Background . . . . .	1
1.2 Thesis Contributions . . . . .	5
1.3 Thesis Organization . . . . .	8
<b>2 High Gain-Bandwidth Transimpedance Amplifier</b>	<b>10</b>
2.1 Introduction . . . . .	10
2.2 Transimpedance Amplifier Topologies . . . . .	11
A. Common Gate Transimpedance Amplifier . . . . .	11
B. Regulated Cascode Transimpedance Amplifier . . . . .	18
C. Shunt Feedback Transimpedance Amplifier . . . . .	24
D. Performance Comparison . . . . .	29
2.3 Proposed TIA Design . . . . .	30
2.4 Implementation and Results . . . . .	36
<b>3 ISI Equalizer for High-Speed Communication</b>	<b>40</b>
3.1 Introduction . . . . .	40
3.2 Symbol Vs Sequence Detection . . . . .	41
3.3 Hardware Challenges in MLSD Implementation . . . . .	43
3.4 Analog to Sequence Based Maximum A Posteriori (MAP) Decoder . . . . .	44
3.5 Implementation and Performance Comparison . . . . .	48
<b>4 Conclusion</b>	<b>51</b>
3.1 Thesis Summary . . . . .	51
3.2 Future Work . . . . .	53
<b>Bibliography</b>	<b>54</b>

# List of Figures

1.1	(a) Single bit response of receiver with different gains and bandwidths. SNR Comparison of unequalized (UE) implementation to (b) continuous-time linear equalization (CTLE), (c) feed-forward equalization (FFE), and (d) decision feedback equalizer (DFE) as a function of bandwidth/ baud-rate [8] . . . . .	2
1.2	Architecture of a general mixed signal optical receiver . . . . .	3
1.3	Architecture of an ADC-DSP based optical receiver . . . . .	4
1.4	Energy efficiency trend of analog based and ADC-DSP based equalizers in the past decade . . . . .	5
2.1	(a) Schematic of CG TIA. (b) Small signal model of CG TIA . . . . .	12
2.2	(a) Schematic of CG TIA with noise sources. (b) Small signal model of CG TIA with noise sources . . . . .	15
2.3	Change in input pole frequency and input noise density with respect to bias current . . . . .	17
2.4	(a) Schematic and (b) Small signal model of RGC TIA . . . . .	19
2.5	(a) Schematic and (b) Small signal model of RGC TIA with noise sources . . . . .	21
2.6	Noise and bandwidth performance of CG and RGC topologies with respect to bias current . . . . .	23
2.7	Schematic of RGC TIA with CS amplifier . . . . .	24
2.8	Schematic of S-FB TIA . . . . .	25
2.9	Schematic of S-FB TIA with noise sources . . . . .	26
2.10	Noise and bandwidth performance of S-FB TIA with respect to $R_F$ . . . . .	28
2.11	Schematic of S-FB TIA implemented with CMOS inverter amplifier . . . . .	29
2.12	Architecture of proposed TIA design . . . . .	31
2.13	(a) Architecture and (b) schematic of the TIA + AMP unit . . . . .	32

2.14	Bandwidth extension illustration in (a) frequency domain and (b) time domain . . . . .	33
2.15	Eye diagrams of output signals of (a) CG stage and (b) diff amp stage at 33 Gb/s . . . . .	35
2.16	Schematic of the combiner . . . . .	36
2.17	Implemented TIA in 28nm FDSOI CMOS technology . . . . .	37
2.18	Simulated PAM4 eye diagram with data-rate of (a) 100 Gb/s, (b) 80 Gb/s, (c) 67 Gb/s, and (d) 50 Gb/s . . . . .	38
2.19	Post-layout PAM4 eye diagram with data-rate of (a) 50 Gb/s and (b) 40 Gb/s . . . . .	38
3.1	Two different approach to equalization (a) Symbol by Symbol detection (b) Sequence Detection . . . . .	42
3.2	Analog to sequence converter based MAP decoder implementation. (a) The conceptual decoding process. (b) The Analog to sequence hardware and the MAP decoding digital signal processing (DSP) hardware . . . . .	45
3.3	Implemented prototype in 0.13 um CMOS (a) Analog to sequence converter die photo, (b) synthesized DSP, and (c) INL/DNL of the analog to sequence converter . . . . .	47
3.4	Performance comparison of the different digital equalization at 10Gb/s. (a) Frequency response and single bit response (SBR). (b) The BER plot as function of voltage and time for FFE, MLSE and proposed MAP decoding . . . . .	49

# List of Tables

2.1	Performance comparison of the topologies . . . . .	30
2.2	Performance of the proposed TIA design . . . . .	39
3.1	Performance summary of implemented prototype . . . . .	50

# List of Abbreviations

ACS	Add-Compare-Select
ADC	Analog-to-Digital Converter
ASC	Analog to Sequence Converter
BER	Bit-Error-rate
BM	Branch Metrics
CG	Common Gate
CS	Common Source
DSP	Digital Signal Processor
FFE	Feedforward Equalization
FoM	Figure of Merit
HPF	High Pass Filter
ISI	Inter Symbol Interference
MLSD	Maximum Likelihood Sequence Detector
MAP	Maximum A Posteriori
PD	Photodiode
PIC	Photonic Integrated Circuit
RGC	Regulated Cascode
S-FB	Shunt Feedback
SBR	Single Bit Response
SNR	Signal-to-Noise Ratio
TIA	Transimpedance Amplifier
VGA	Variable Gain Amplifier



# Chapter 1

## Introduction

### 1.1 Background

Silicon is the material of choice for the semiconductor industry in today's technology. The matured silicon processing technology is likely to dominate the semiconductor industry for the foreseeable future. Continued demand on increased speed and functionality in silicon integrated circuits has been driving the International Technology Roadmap for Semiconductors (ITRS) roadmap [1] towards ambitious and challenging targets in terms of device dimensions and circuit density. On-chip data communication rate has reached impressive peaks with gate dimensions in sub 10 nm domain. However, higher speed electronic operations inside a silicon chip are bottlenecked by capacitive drain during intra-chip data communications. Achieving high bandwidth operations at nominal chip dimensions is a design challenge for highspeed high-functionality circuits.

Silicon based photonics is considered as a potential solution for achieving high bandwidth intra-chip operations [2] [3]. In a photonic integrated circuit (PIC), a laser-modulator module is used to convert electronic signal into optical signal for on-chip transmission through waveguide structures and thereby eliminating the capacitive drain effects on electrical signals [4]-[6]. The optical signal is received by a P-I-N photodiode (PD) circuit for its conversion to electronic signal to be applicable on device level logic. Photonic applications can also be used for inter-chip communications involving fiber-optical coupling between individual chips. Apart from the emerging trends of inter and intra chip optical applications, detection of optical signal at high




Figure 1.1: (a) Single bit response of receiver with different gains and bandwidths. SNR Comparison of unequaled (UE) to equalized implementations as a function of bandwidth/baud-rate – (b) continuous-time linear equalization (CTLE), (c) feed-forward equalization (FFE), and (d) decision feedback equalizer (DFE). [8]

bandwidth has been an active area of research for many years since the deployment of optical fibers for high bandwidth long distance transatlantic communications [7]. Demands for high bandwidth data communications from corporate, business, community, and individual levels has further led to extensive expansion of optical-fiber networks over cities and industrial complexes.

Transimpedance amplifiers (TIA), where the current signal received from the PD is converted into voltage signal, are the first stage of optical receivers. In order to optimize the signal-to-noise ratio (SNR) of the optical receiver, the gain of the TIA can be increased by intentionally limiting the bandwidth. However, this would introduce inter symbol interference (ISI) as illustrated by the

single bit response plots with various gains in Figure 1.1(a) [8]. The plot illustrates that as the gain is increased while limiting the bandwidth, there is more spreading of the signal to the neighboring symbols, hence causing more interference. However, this issue can be addressed by using an ISI equalizer. As shown in Figures 1.1(b)-(d), which compare unequalized (UE) implementation to equalized implementations, superior SNR performance can be achieved by using an ISI equalizer in conjunction with a TIA with limited bandwidth.




Figure 1.2: Architecture of a general mixed signal optical receiver

Figure 1.2 shows a general architecture of optical amplifiers. In this structure, the ISI equalization is done in the analog domain using continuous-time linear equalization (CTLE). In CTLE, ISI equalization is performed by simply boosting the amplitude of the high frequency components of the signal, effectively extending the bandwidth. However, in the process of boosting the high frequency signal components, the high frequency noise amplitude is unintentionally boosted as well. As a result, CLTE usually causes significant degradation of the SNR. On the contrary, FFE-DFE based systems allow for much superior SNR performance, as illustrated by Figures 1.1(b)-(d) [8]. Therefore, performing the equalization in the mixed-digital domain is more desirable as it allows FFE-DFE implementation. The ADC-DSP based architecture, shown in Figure 1.3, allows the equalization to be performed digitally in the DSP (digital signal processing) unit. A typical

ADC – DSP based optical receiver comprises of a front-end, consisting of a transimpedance amplifier (TIA) and a variable gain amplifier (VGA), followed by an analog to digital converter (ADC) unit and a DSP unit. The photocurrent generated by the P-I-N PD structure is converted into voltage signal in the TIA unit and subsequently the ISI equalization is usually done in the ADC – DSP units.




Figure 1.3: Architecture of an ADC-DSP based optical receiver.

Owing to process technology scaling, the density of transistors in chips has been doubling every two years in accordance with Moore’s law [9] [10]. This has allowed significant enhancement in performance and functionalities of the chips over the years. However, as process technology scales down, power density of the chips increases. Usually when high performance chips, such as optical receivers with high gain and bandwidth, are being designed, power consumption presents itself as a major trade-off. Therefore, in order to meet the desired low power consumption requirements, energy efficient devices must be designed without sacrificing the performance. As mentioned earlier, ADC-DSP based equalizers are more desirable over the analog-based equalizers as they yield better equalization performance. However, as shown in Figure 1.4, ADC-DSP based equalizers consume more power than the analog based ones [11] – [25]. As a result, increasing the energy efficiency of ADC-DSP equalizers is of great interest.




Figure 1.4: Energy efficiency trend of analog based and ADC-DSP based equalizers in the past decade.

## 1.2 Thesis Contributions

This thesis focuses on enhancing the performance of TIA and equalizer based optical receivers. The first contribution focuses on designing a high gain-bandwidth TIA with optimized SNR and the second contribution discusses an energy efficient ISI equalizer.

Since TIAs are the first stage of optical receivers, the performance of the TIA unit is crucial to the overall performance of the receiver. If the gain, bandwidth and noise of the TIA unit is not optimized, it bottlenecks the performance of the subsequent units. As shown in Figure 1.2, the input of the TIA unit is connected to a P-I-N PD, which has high capacitance in the range of 100fF – 500fF [26]; therefore, in order to keep the input pole from becoming the dominant pole, the TIA

must be designed to have low input resistance. There are various topologies of TIAs such as Common Gate [27] [28], Regulated Cascode [29]-[36], and Shunt Feedback [28] [37] [38]; each topology has performance trade-offs that needs to be carefully considered. The Common Gate (CG) TIA has a very simple design and consumes low power. The input pole and input referred noise of this topology are associated with the transconductance ( $g_m$ ) value of the input device. However, increasing the  $g_m$  requires either increasing the size of the device or increasing the bias current, both of which indirectly compromises the bandwidth, noise, or voltage headroom. The regulated cascode (RGC) topology uses an extra amplifier stage to boost the  $g_m$  of the input device, hence improving the noise and input pole without compromising the performance as the CG TIA. However, because of the extra amplifier stage, this topology has relatively higher power consumption. In the Shunt feedback (S-FB) topology, negative feedback is provided across an amplifier through a resistor,  $R_F$ ; this type of feedback lowers both the input and output resistance. However, in this topology, the transimpedance gain is proportionally dependant on  $R_F$ , while the bandwidth and noise are inversely proportional to  $R_F$ ; as a result, this topology showcases major trade-offs between gain, noise and bandwidth. Aside from choosing the proper topology, the gain, bandwidth, and SNR of the TIA can be further boosted by using various techniques. The first contribution of the thesis describes a multi-stage design to enhance the performance of the TIA.

Since ISI is dependent on the neighbouring data, it includes signal components from the prior (pre-cursor) and post (post-cursor) received signals. Various techniques exist in literature and practice that can be utilized to perform the ISI equalization. From implementation standpoint, some techniques require transmitter and receiver (TxRx-eq) based implementation, while others involve only the receiver (Rx-eq). To adapt the transmitter side equalizer tap values, information regarding

the quality of the eye or link margin that are available at the sampler input on the receiver side are needed. As a result, TxRx-eq requires a back channel and link wakeup protocol, which raises Tx-Rx compatibility concerns for the equipment manufactures. Therefore, receiver-only based equalization techniques are more desirable as they provide the flexibility to the equipment manufacturers to use IPs from different vendors without requiring compatibility. Latest trend in ADC based solutions provide that flexibility [17] [39]. Fundamentally, there are two main approaches to execute ISI equalization – symbol detection and sequence detection. In symbol detection, each symbol decision is made after correcting and compensating the ISI effect of neighboring symbols. However, this approach exhibits a significant attenuation in the amplitude of the received signal causing degradation in signal-to-noise ratio (SNR). This signal attenuation can be averted by using the sequence detection approach, where the entire sequence is considered instead of a single symbol. In this approach, equalization is done by comparing the received signals to different ISI combinations and decoding based on an algorithm known as Maximum Likelihood Sequence Detector (MLSD). In this algorithm, uncorrelated random noise has less impact on the accumulated error compared to single symbol detection. The ISI is also used in a constructive way, which allows us to avoid amplitude of the signal. Both of these factors allow for a better SNR performance compared to the symbol detection approach. In the MLSD algorithm the signal is usually converted to digital domain using ADC and then the distance from the received signal to the pre-defined constellation points are calculated; the decision is subsequently made based on the distance from each constellation point. However, because of the ADC and all the digital computations, power consumption becomes a major concern in this algorithm. To address this issue, a simplified approach known as Viterbi algorithm is used, where the complexity is reduced by only retaining the two most likely transitions [40] [41]. Finding the two survivors requires

accumulating the path metric and then comparing to select using an add-compare-select (ACS) unit. However, the complexity of the Viterbi decoders increases exponentially with the number of states. Even though they can be made more affordable by adopting feedforward equalization (FFE), the energy efficiency still remains a concern. To address this, the second contribution proposes an Analog to Sequence Converter (ASC) based Maximum A Posteriori (MAP) decoding that provides several advantages over Viterbi decoding. This work has been published in the MWSCAS 2019 conference: Z. Huda, S. Dey, A. Monai, Aurangozeb and M. Hossain, "Affordable Sequence Decoding Techniques for High Speed SerDes," *2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS)*, 2019, pp. 1053-1056.

## 1.3 Thesis Organization

Chapter 2 of the thesis focuses on designing a high gain-bandwidth TIA. In order to optimize the performance, the chapter first explores the advantages and disadvantages of different TIA topologies. It then proposes a multi-stage TIA design that employs various techniques to enhance the performance. The proposed TIA design can achieve a transimpedance gain of 55 dB and 3dB bandwidth of 32 GHz.

Chapter 3 discusses an energy efficient ISI equalizer design that can operate at high data rates. The chapter first describes different ISI equalization techniques that can be employed, both from theoretical and implementation standpoint; it discusses the benefits and challenges each approach exhibit. Then the chapter proposes an Analog to Sequence Converter based Maximum A Posteriori ISI equalization technique. The implemented prototype is capable of compensating 35+ dB loss at 10 Gb/s data rate with better than 10 pJ/bit energy efficiency.



Lastly, chapter 4 summarizes the contribution of this thesis towards designing high performance optical receivers and discusses further progresses that can be made in the future.

## Chapter 2

# High Gain-Bandwidth Transimpedance Amplifier

## 2.1 Introduction

Transimpedance amplifiers (TIA) are used in optical receivers to convert the photocurrent signal from the P-I-N photodiodes (PD) to voltage signal. As TIAs are the first module of optical receivers, their performance heavily impacts the performances of the successive units. Therefore, optimizing the performance of the TIA unit is of great interest. There are various topologies of TIAs such as Common Gate [27] [28], Regulated Cascode [29]-[36], and Shunt Feedback [28] [37] [38]. Each topology has its own trade-offs between gain, bandwidth, noise, and/or power consumption. Therefore, the advantages and disadvantages of the topologies need to be compared carefully when designing a high-performance TIA. Aside from using the proper topology, the performance can also be enhanced by employing various techniques in the subsequent stages of the TIA.


This chapter first explores and compares the benefits and challenges of using each topology in section 2.2. It then describes the proposed TIA design with enhanced performance in section 2.3. Lastly, Section 2.4 discusses the implementation of the proposed design and compares its performance with other existing designs.

## 2.2 Transimpedance Amplifier Topologies


When designing a multi-stage transimpedance amplifier (TIA), the performance of the first stage is crucial to the overall performance of the amplifier. Minimizing the noise of the first stage is critical since the noise signal gets amplified by the subsequent stages. If the gain of the first stage is low, the noise contributed by the following stages become significant as well, affecting the overall signal-to-noise ratio (SNR) of the amplifier. Since the TIA is connected to a photodiode, which has high capacitance in the range of 100-500fF [26], the pole at the input node can become the dominant pole, which would limit the overall bandwidth of the TIA. Therefore, the input pole of the first stage needs to be maximized as much as possible in order to isolate the effect of the large capacitance of the photodiode. This section examines the performances of three TIA topologies – Common Gate, Regulated Cascode, and Shunt Feedback. The trade-offs between gain, noise, and bandwidth for each of these topologies is explored in this section. The data of the three topologies are compared to each other as well to determine which one yields the best performance. In order to properly compare the noise of the different topologies – with different gains and bandwidths – input referred noise density values are utilized.

### A. Common Gate Transimpedance Amplifier

In this section, performance of the Common Gate (CG) topology is discussed. The schematic and the small signal model of a Common Gate Transimpedance Amplifier are shown in Figure 2.1. As illustrated in Figure 2.1(a), the input current signal ( $I_{in}$ ) is supplied at the source node of the  $M_1$  device and the output voltage signal ( $V_{out}$ ) is taken at the drain node of the device, making it a common gate amplifier;  $M_2$  is used as a current source.  $C_{in}$  is the sum of all the capacitance at the



(a)



(b)

Figure 2.1: (a) Schematic of CG TIA. (b) Small signal model of CG TIA.

input node which includes the photodiode capacitance, wiring capacitance and the device parasitic capacitances at that node ( $C_{GS1}$ ,  $C_{SBI}$ ,  $C_{GD2}$ ,  $C_{DB2}$ ).  $C_L$  is the total output capacitance which consists of  $C_{GD1}$ ,  $C_{DB1}$  and the capacitance from the next stage. The resistor  $R_D$  is connected between the drain node and the power supply  $V_{DD}$ . Devices  $M_1$  and  $M_2$  are biased using  $V_{b1}$  and  $V_{b2}$ , respectively.

In order to derive the transfer function, the small signal model of the circuit in Figure 2.1(b) is utilized. Taking into account that the resistance seen at the source node of a MOSFET is  $(g_m + g_{mb})^{-1}$ , the input impedance  $Z_{in}$  is,

$$Z_{in} = \frac{1}{g_m + g_{mb}} \parallel \frac{1}{sC_{in}} \quad 2.1$$

Using equation (2.1) the voltage at the source node  $V_s$  can be derived,

$$V_s = I_{in} \times Z_{in} \quad 2.2$$

$$V_s = I_{in} \left( \frac{1}{g_m + g_{mb}} \parallel \frac{1}{sC_{in}} \right) \quad 2.3$$

Considering that the gate node is connected to AC ground, the gate-source voltage is  $V_{gs} = -V_s$ . Therefore, an expression for  $V_s$  can also be derived at the output node by applying KCL at the output node and then solving for  $V_s$

$$V_{out} = V_s(g_m + g_{mb}) \left( R_D \parallel \frac{1}{sC_L} \right) \quad 2.4$$

$$V_s = \frac{V_{out}}{(g_m + g_{mb}) \left( R_D \parallel \frac{1}{sC_L} \right)} \quad 2.5$$

The transfer function  $Z_T$  is obtained by equating (2.3) and (2.5), then solving for  $\frac{V_{out}}{I_{in}}$

$$I_{in} \left( \frac{1}{g_m + g_{mb}} \parallel \frac{1}{sC_{in}} \right) = \frac{V_{out}}{(g_m + g_{mb}) \left( R_D \parallel \frac{1}{sC_L} \right)} \quad 2.6$$

$$Z_T(s) = \frac{V_{out}}{I_{in}} = (g_m + g_{mb}) \left( R_D \parallel \frac{1}{sC_L} \right) \left( \frac{1}{g_m + g_{mb}} \parallel \frac{1}{sC_{in}} \right) \quad 2.7$$

Thus,

$$Z_T(s) = \frac{R_D}{\left( 1 + s \frac{C_{in}}{g_m + g_{mb}} \right) (1 + sC_L R_D)} \quad 2.8$$

The transfer function in equation (2.8) reveals that the DC gain of a CG TIA is equal to  $R_D$  and the input pole is  $(g_m + g_{mb})/C_{in}$ .

In order to analyze the noise performance of the amplifier, the noise sources are added to the circuit as illustrated in Figure 2.2(a).  $\overline{I_{n,RD}^2} = 4kT/R_D$  represents the thermal noise contributed from  $R_D$ , where  $k$  is the Boltzmann's constant and  $T$  is the temperature in Kelvin; the thermal noise contributed from  $M_1$  and  $M_2$  are depicted by  $\overline{I_{n,M1}^2} = 4kT\gamma g_{m1}$  and  $\overline{I_{n,M2}^2} = 4kT\gamma g_{m2}$  respectively, where  $\gamma$  is the excess noise coefficient.  $\overline{V_{n,out}^2}$  is the total noise at the output node contributed by all the noise sources.

The small signal model in Figure 2.2(b) is employed to perform the noise analysis. Initially, KCL is applied at the source node noting that  $V_{gs} = -V_s$ ; then, the equation is manipulated to isolate  $V_s$ ,

$$sC_{in}V_s + I_{n,M2} = I_{n,M1} - (g_m + g_{mb})V_s \quad 2.9$$

$$V_s = \frac{I_{n,M1} - I_{n,M2}}{g_m + g_{mb} + sC_{in}} \quad 2.10$$




Figure 2.2: (a) Schematic of CG TIA with noise sources. (b) Small signal model of CG TIA with noise sources.

Furthermore, the following equations are derived by applying similar procedure at the output node and taking (2.9) into account

$$-\frac{V_{n,out}}{R_D + \frac{1}{sC_L}} + I_{n, RD} = I_{n, M1} - (g_m + g_{mb})V_s \quad 2.11$$

$$= sC_{in}V_s + I_{n, M2} \quad 2.12$$

$$V_s = \frac{-V_{n,out} \left( sC_L + \frac{1}{R_D} \right) + I_{n, RD} - I_{n, M2}}{sC_{in}} \quad 2.13$$

The output noise expression is derived by equating (2.10) to (2.13)

$$\frac{-V_{n,out} \left( sC_L + \frac{1}{R_D} \right) + I_{n,RD} - I_{n,M2}}{sC_{in}} = \frac{I_{n,M1} - I_{n,M2}}{g_m + g_{mb} + sC_{in}} \quad 2.14$$

Hence,

$$\begin{aligned} V_{n,out} = & \frac{R_D I_{n,RD}}{1 + sC_L R_D} - \frac{R_D sC_{in} I_{n,M1}}{(g_m + g_{mb} + sC_{in})(1 + sC_L R_D)} \\ & + \frac{(g_m + g_{mb}) R_D I_{n,M2}}{(g_m + g_{mb} + sC_{in})(1 + sC_L R_D)} \end{aligned} \quad 2.15$$

The expression for input referred noise current is obtained by dividing (2.15) by the transimpedance gain in (2.8),

$$I_{n,in}(s) = \frac{(g_m + g_{mb} + sC_{in}) I_{n,RD}}{g_m + g_{mb}} - \frac{sC_{in} I_{n,M1}}{g_m + g_{mb}} + I_{n,M2} \quad 2.16$$

Thus, the input referred noise spectrum,  $\overline{I_{n,in}^2}(f) = |I_{n,in}(s)|^2$ , with the expressions for the noise current sources Substituted in is,

$$\begin{aligned} \overline{I_{n,in}^2}(f) = & \underbrace{\left( 1 + \left( \frac{2\pi C_{in} f}{g_{m1} + g_{mb1}} \right)^2 \right) \frac{4kT}{R_D}}_{\text{Noise from } R_D} + \underbrace{\left( \frac{2\pi C_{in} f}{g_{m1} + g_{mb1}} \right)^2 4kT\gamma g_{m1}}_{\text{Noise from } M_1} + \underbrace{4kT\gamma g_{m2}}_{\text{Noise from } M_2} \end{aligned} \quad 2.17$$

Observing equation (2.17) closely reveals that the input referred noise can be reduced by increasing the  $g_{m1}$ . Furthermore, provided that the input pole is equal to  $(g_{m1} + g_{mb1})/C_{in}$ , the bandwidth can also be enhanced by increasing the  $g_{m1}$ . The value of  $g_{m1}$  can be increased by increasing the width of  $M_1$  or by increasing the bias current. The change in input noise density and bandwidth with respect to the bias current is illustrated in Figure 2.3. This demonstrates that maximizing the



$g_m$  would yield to enhancing the performance of the CG TIA. However, increasing the size of  $M_1$  increases the parasitic capacitance more rapidly than  $g_{m1}$ , which in turn increases  $C_{in}$ ; that reduces the input pole and also increases the noise contribution from  $M_1$  and  $R_D$  at higher frequency. Increasing the bias current increases the voltage drop across  $R_D$  and the minimum allowable drain-source voltage of  $M_2$ ; accommodating that requires a greater voltage headroom to keep all the devices biased properly. The minimum allowable drain-source voltage of  $M_2$  can be minimized by increasing the size of  $M_2$ ; however, that would increase the  $g_{m2}$  and  $C_{in}$ , causing the noise to increase and bandwidth to drop.  $R_D$  can also be reduced to allow for greater bias current and less voltage drop across  $R_D$ . However, reducing  $R_D$  also decreases the gain of the TIA and increases the noise contribution from  $R_D$ . Therefore, it is challenging to maximize the  $g_m$  of the CG TIA without indirectly compromising the bandwidth, noise, or voltage headroom [31] [36].




Figure 2.3: Change in input pole frequency and input noise density with respect to bias current.

## B. Regulated Cascode Transimpedance Amplifier

As discussed in section A, increasing the  $g_m$  yields to better noise and bandwidth performance of the TIA. In this section, the Regulated Cascode (RGC) topology is explored, which allows the boost of  $g_m$  without the trade-offs as in the CG TIA case [29] [32]. In the RGC topology, a voltage amplifier with a finite gain of  $-A_v$  is connected between the source node and the gate node of  $M_I$ , as shown in Figure 2.4(a), to boost the effective  $g_m$ .

Since the gate node is connected to the source node through the  $-A_v$  amplifier as shown in the small signal model in Figure 2.4(b), the gate voltage is  $V_g = -A_v V_s$ , which causes the gate-source voltage to be  $V_{gs} = -(1+A_v)V_s$ . As a result, the input resistance seen at the source node is  $((g_m + g_{mb})(1+A_v))^{-1}$ . Therefore, the input impedance for the amplifier is

$$Z_{in} = \frac{1}{(g_m + g_{mb})(1 + A_v)} \parallel \frac{1}{sC_{in}} \quad 2.18$$

Using equation (2.18) the voltage at the source node  $V_s$  is derived,

$$V_s = I_{in} \left( \frac{1}{(g_m + g_{mb})(1 + A_v)} \parallel \frac{1}{sC_{in}} \right) \quad 2.19$$

Applying KCL at the output node and solving for  $V_s$  yields

$$V_s = \frac{V_{out}}{(g_m + g_{mb})(1 + A_v) \left( R_D \parallel \frac{1}{sC_L} \right)} \quad 2.20$$

Equating (2.19) and (2.20) yields

$$I_{in} \left( \frac{1}{(g_m + g_{mb})(1 + A_v)} \parallel \frac{1}{sC_{in}} \right) = \frac{V_{out}}{(g_m + g_{mb})(1 + A_v) \left( R_D \parallel \frac{1}{sC_L} \right)} \quad 2.21$$




Figure 2.4: (a) Schematic and (b) Small signal model of RGC TIA.

Thus,

$$Z_T(s) = \frac{R_D}{\left(1 + s \frac{C_{in}}{(g_m + g_{mb})(1 + A_v)}\right) (1 + sC_L R_D)} \quad 2.22$$

(2.22) reveals that the midband transimpedance gain of the RGC topology is the same as the CG topology; however, the input pole of the of the RGC TIA is  $(1 + A_v)(g_m + g_{mb})/C_{in}$ , a factor of  $(1 + A_v)$  greater than the CG TIA.

The thermal noise sources of  $R_D$ ,  $M_1$  and  $M_2$  are added to the RGC TIA schematic, as shown in Figure 2.5, to analyze the noise performance of the circuit. Provided that  $V_{gs} = -(1 + A_v)V_s$ , the following expression is formulated by applying KCL at the source node

$$V_s = \frac{I_{n,M1} - I_{n,M2}}{(g_m + g_{mb})(1 + A_v) + sC_{in}} \quad 2.23$$

Noting that  $I_{n,M1} + (g_m + g_{mb})V_{gs} = sC_{in}V_s + I_{n,M2}$ , an expression for  $V_s$  is also acquired at the drain node

$$V_s = \frac{-V_{n,out} \left( sC_L + \frac{1}{R_D} \right) + I_{n,RD} - I_{n,M2}}{sC_{in}} \quad 2.24$$

The output noise voltage is then derived by equating (2.23) to (2.24)

$$\frac{-V_{n,out} \left( sC_L + \frac{1}{R_D} \right) + I_{n,RD} - I_{n,M2}}{sC_{in}} = \frac{I_{n,M1} - I_{n,M2}}{(g_m + g_{mb})(1 + A_v) + sC_{in}} \quad 2.25$$

Thus,

$$V_{n,out} = \frac{R_D I_{n,RD}}{1 + sC_L R_D} - \frac{R_D sC_{in} I_{n,M1}}{\left( (g_m + g_{mb})(1 + A_v) + sC_{in} \right) (1 + sC_L R_D)} + \frac{(g_m + g_{mb})(1 + A_v) R_D I_{n,M2}}{\left( (g_m + g_{mb})(1 + A_v) + sC_{in} \right) (1 + sC_L R_D)} \quad 2.26$$

The input referred noise current is obtained by dividing (2.26) by the transimpedance gain in (2.22)

$$I_{n,in}(s) = \frac{\left( (g_m + g_{mb})(1 + A_v) + sC_{in} \right) I_{n,RD}}{(g_m + g_{mb})(1 + A_v)} - \frac{sC_{in} I_{n,M1}}{(g_m + g_{mb})(1 + A_v)} + I_{n,M2} \quad 2.27$$




Figure 2.5: (a) Schematic and (b) Small signal model of RGC TIA with noise sources.

Thus, the input referred noise spectrum with the expressions for the noise current sources Substituted in is,

$$\begin{aligned}
 \overline{I_{n,in}^2}(f) = & \underbrace{\left(1 + \left(\frac{2\pi C_{in}f}{(g_m + g_{mb})(1 + A_v)}\right)^2\right) \frac{4kT}{R_D}}_{\text{Noise from } R_D} + \underbrace{\left(\frac{2\pi C_{in}f}{(g_m + g_{mb})(1 + A_v)}\right)^2 4kT\gamma g_{m1}}_{\text{Noise from } M_1} \\
 & + \underbrace{4kT\gamma g_{m2}}_{\text{Noise from } M_2}
 \end{aligned} \tag{2.28}$$

By comparing the transfer function and input referred noise of the RGC TIA to that of the CG TIA, it can be observed that the effective  $g_m$  seen by the circuit is boosted by a factor of  $(1 + A_v)$ . The noise and bandwidth performance of the RGC TIA compared to the CG TIA is shown in Figure 2.6; the dotted plots illustrate the improved performance of the RGC topology. The bias current value in the x-axis is the bias current of the  $M_1$  device. As expected, the RGC topology yields higher input pole frequency and lower input referred noise for the same  $M_1$  device size and bias current since it sees a higher effective  $g_m$ . Therefore, this topology can better maximize the effective  $g_m$  without indirectly compromising the noise, bandwidth, or voltage headroom. However, because of the extra voltage amplifier stage, the RGC TIA draws more power than the CG TIA. Also, in addition to the  $M_1$  and  $M_2$  devices, the devices in the  $-A_v$  amplifier also need to be kept biased properly; that might add extra constraints to the bias current of the CG stage.




Figure 2.6: Noise and bandwidth performance of CG and RGC topologies with respect to bias current.

The performance for the CG topology and the RGC topology can also be enhanced by replacing the  $M_2$  device with a source resistor,  $R_S$ . Replacing  $M_2$  with  $R_S$  reduces the  $C_{in}$  and also decreases the input resistance, hence enhancing the input pole; the input poles of the CG and RGC topologies become  $(1 + (g_m + g_{mb})R_S) / (C_{in}R_S)$  and  $(1 + (1 + A_v)(g_m + g_{mb})R_S) / (C_{in}R_S)$ , respectively.

The noise current of  $R_S$  is usually lower than the noise current of  $M_2$ . Therefore, Replacing  $M_2$  with  $R_S$  can also reduce the noise.

The  $-A_v$  amplifier can be implemented with a Common Source (CS) amplifier as shown in Figure 2.7. The CS stage consists of the  $M_3$  device and the  $R_I$  resistor; the input of this stage is at the gate node of  $M_3$  and the output is taken at the drain node. Meaning, the CS stage receives the signal

from the source node of  $M_1$  and feeds the amplified signal to the gate node, making this design consistent with Figure 2.4. Given that the voltage gain of an CS amplifier is  $-g_m R$ , the design in Figure 2.7 boosts the  $g_m$  of the CG stage by a factor of  $(1 + g_{m3} R_1)$ .




Figure 2.7: Schematic of RGC TIA with CS amplifier.

## C. Shunt Feedback Transimpedance Amplifier

In this section, the Shunt feedback (S-FB) TIA topology is explored, where negative feedback is provided from the output to the input; this type of feedback lowers both the input and output resistance [37]. An S-FB TIA is designed by connecting a resistor between the output and input nodes an amplifier with a gain of  $-A_v$ , as illustrated in Figure 2.8;  $R_F$  provides voltage-current feedback around the voltage amplifier. The parasitic capacitances of the devices in the amplifier at the input and output nodes is included in  $C_{in}$  and  $C_L$ , respectively.






Figure 2.8: Schematic of S-FB TIA.

Noting that  $V_{in} = V_{out}/(-A_v)$ , the midband transimpedance gain of the S-FB TIA can be derived by applying KCL at the input node

$$I_{in} = \frac{V_{in} - V_{out}}{R_F} \quad 2.29$$

$$= -\frac{\frac{V_{out}}{A_v} + V_{out}}{R_F} \quad 2.30$$

Thus,

$$\frac{V_{out}}{I_{in}} = -\frac{A_v}{1 + A_v} R_F \quad 2.31$$

Furthermore, the resistance seen at the input and output nodes is also derived by applying similar procedures,

$$R_{in} = \frac{R_F}{1 + A_v} \quad 2.32$$

$$R_{out} = \frac{A_v R_F}{1 + A_v} \quad 2.33$$

The transfer function is obtained using (2.31), (2.32), and (2.33)

$$Z_T(s) = -\frac{A_v}{1 + A_v} \frac{R_F}{\left(1 + s \frac{R_F C_{in}}{1 + A_v}\right) \left(1 + s \frac{A_v R_F C_L}{1 + A_v}\right)} \quad 2.34$$

Since  $A_v \gg 1$ , the midband gain is approximately equal to  $R_F$  and the input pole is approximately equal to  $A_v/(R_F C_{in})$ .

The voltage amplifier and the feedback resistor are the noise contributors in the S-FB topology.

Their thermal noise contributions are modeled by series voltage sources, as shown in Figure 2.9;

$\overline{V_{n,RF}^2} = 4kTR_F$  models the resistor noise and  $\overline{V_{n,A_v}^2}$  models the input referred noise of the amplifier.

Since the effect of the load capacitor cancels out when dividing the output noise by the transfer function to acquire the input referred noise, the load capacitor is disregarded for the noise calculations.




Figure 2.9: Schematic of S-FB TIA with noise sources.

Recognizing that  $V_{n,in} = V_{n,out}/(-A_v) + V_{n,Av}$ , applying KCL at the input node yields

$$\frac{V_{n,out} - (V_{n,in} + V_{n,RF})}{R_F} = sC_{in}V_{n,in} \quad 2.35$$

$$\frac{V_{n,out} + \frac{V_{n,out}}{A_v} - V_{n,Av} - V_{n,RF}}{R_F} = sC_{in} \left( \frac{V_{n,out}}{-A_v} + V_{n,Av} \right) \quad 2.36$$

Thus,

$$V_{n,out} = \frac{A_v}{1 + A_v} \frac{V_{n,RF} + (1 + sR_F C_{in})V_{n,Av}}{1 + s \frac{R_F C_{in}}{1 + A_v}} \quad 2.37$$

The input referred noise current is obtained by dividing (2.37) by (2.34), disregarding  $C_L$

$$I_{n,in}(s) = \frac{V_{n,RF} + (1 + sR_F C_{in})V_{n,Av}}{R_F} \quad 2.38$$

Therefore, the input referred noise spectrum is

$$\overline{I_{n,in}^2}(f) = \underbrace{\frac{4kT}{R_F}}_{\text{Noise from } R_F} + \underbrace{\left( \frac{1}{R_F^2} + (2\pi C_{in}f)^2 \right)}_{\text{Noise from Amplifier}} \overline{V_{n,Av}^2} \quad 2.39$$

Equation (2.39) reveals that the input referred noise decreases as  $R_F$  is increased. Also, the transfer function in (2.34) reveals that the transimpedance gain increases with increasing  $R_F$  as well. However, given that the input pole is approximately equal to  $A_v/(R_F C_{in})$ , increasing  $R_F$  limits the bandwidth. As a result, the trade-off between noise/gain and bandwidth needs to be considered when designing the circuit. The trade-off between the noise and bandwidth with respect to  $R_F$  is illustrated in Figure 2.10.




Figure 2.10: Noise and bandwidth performance of S-FB TIA with respect to  $R_F$ .

The S-FB TIA is implemented by using a CMOS inverter as the voltage amplifier, which consists of a PMOS device,  $M_p$ , and an NMOS device,  $M_n$ ; the gate nodes and the drain nodes of the two devices are shorted to each other, as shown in Figure 2.11.  $R_F$  provides feedback from the output at the source node to the input at the gate node. The gain of a CMOS amplifier is  $-G_m R_o$ , where  $G_m = g_{m,n} + g_{m,p}$  is the summation of the transconductances of the two devices and  $R_o = r_{o,n} || r_{o,p}$  is the combined on-resistance of the devices. The output noise of a CMOS inverter amplifier is  $\overline{V_{n,Av,out}^2} = 4kT\gamma G_m R_o^2$ . Thus, the input referred noise of the amplifier is  $\overline{V_{n,Av}^2} = 4kT\gamma/G_m$ . Therefore, noting that  $A_v \gg 1$ , the approximate transfer function and input referred noise spectrum of the S-FB TIA implementation in Figure 2.11 is

$$Z_T(s) \approx -\frac{R_F}{\left(1 + s \frac{R_F C_{in}}{G_m R_o}\right) (1 + s R_F C_L)} \quad 2.40$$




Figure 2.11: Schematic of S-FB TIA implemented with CMOS inverter amplifier.

$$\overline{I_{n,in}^2}(f) = \underbrace{\frac{4kT}{R_F}}_{\text{Noise from } R_F} + \underbrace{\left( \frac{1}{R_F^2} + (2\pi C_{in}f)^2 \right) \frac{4kT\gamma}{G_m}}_{\text{Noise from Amplifier}} \quad 2.41$$

Equations (2.40) and (2.41) reveal that increasing the  $G_m$  will extend the bandwidth and reduce noise. However, increasing  $G_m$  also increases  $C_{in}$ , which eventually limits the bandwidth and causes greater noise contribution from the amplifier at higher frequencies. Also, increasing the  $G_m$  increases the bias current which causes higher power consumption.

## D. Performance Comparison

Table 2.1 compares the simulated bandwidth, noise, and power consumption performances of the three topologies at the same transimpedance gain. The CG and RGC topologies were simulated using a source resistor instead of the  $M_2$  device in order to enhance their performances. As

expected, the RGC topology yields higher bandwidth and lower noise than the CG topology; it also yields better performances than the S-FB TIA. However, it consumes the most power out of the three topologies because of the extra CS stage. The CG TIA also generates a higher input pole than the S-FB TIA; it consumes significantly less power than the other two topologies as well.

Table 2.1: Performance comparison of the topologies.

	<b>CG TIA</b>	<b>RGC TIA</b>	<b>S-FB TIA</b>
<b>Transimpedance Gain</b>	48 dB $\Omega$	48 dB $\Omega$	48 dB $\Omega$
<b>Input Pole Frequency</b>	41 GHz	46 GHz	34 GHz
<b>Input Referred Noise Density</b>	12.33 pA/ $\sqrt{Hz}$	12.04 pA/ $\sqrt{Hz}$	12.33 pA/ $\sqrt{Hz}$
<b>Power Consumption</b>	1.2 mW	2.8 mW	2.5 mW

## 2.3 Proposed TIA Design

As explored in section 2.2, the input pole of the first stage can be extended using various techniques such that it does not become the dominant pole of the entire TIA. However, the output pole of that stage still remains fairly limited and therefore needs to be extended in the subsequent stages without sacrificing the gain and SNR performance.

Photodiode works in the principle of generating electron-hole pairs through absorption of photons followed by their conversion into photocurrents in presence of junction electric field. At higher optical signal strength, the photocurrent density shows saturation effects due to space charge

limitations. The photocurrent saturation effect in a PD negatively impacts its responsivity. Saturation level of a PD can be increased by increasing the surface area, but increases in surface area increases junction capacitance thereby reducing input pole of the receiver. To overcome the saturation effect and maintain large responsivity while optimizing the junction capacitance, optical signal can be split into multiple PDs and then the signal can be added to form the combined response [42-45].




Figure 2.12: Architecture of proposed TIA design.

In this work, a receiver system consisting of four PDs is proposed. Signal from the original optical fiber can be split four-ways through beam splitters to feed the signal to an array of four PDs. This would allow higher effective responsivity without increasing the PD capacitance. The proposed TIA design has four identical TIA plus amplifier (TIA + AMP) units with differential outputs, which are then accumulated using a combiner unit as shown in Figure 2.12. The bandwidth is extended in each of the four TIA + AMP units; the gain and bandwidth are then further enhanced




Figure 2.13: (a) Architecture and (b) schematic of the TIA + AMP unit.



in the combiner unit. Having this architecture with four PDs also enhances the SNR value as the signal increases linearly when accumulated at the combiner unit while the noise increases as RMS.

The architecture and schematic of the individual TIA + AMP units is shown in Figure 2.13. As illustrated in Figure 2.13, two outputs are taken from the CG stage, one of which is inverted by





Figure 2.14: Bandwidth extension illustration in (a) frequency domain and (b) time domain.

feeding it through a CMOS inverter with negative feedback. The inverted signal is then passed through a high pass filter (HPF). The high pass filter is designed such that the cut off frequency is around the same as the 3dB output pole frequency of the CG stage. The positive CG output signal and the inverted signal from the HPF are fed to the differential amplifier. When the differential amplifier subtracts the two signals, the signal remains unaffected from 0 Hz to the CG pole frequency since the cut off frequency of the HPF is the same as the 3dB pole frequency of the CG output. However, after the 3dB pole frequency, when the CG output signal starts attenuating, the inverted signal from the HPF comes in effect. As a result, when subtracting the two signals, the signal becomes amplified after the 3dB pole frequency. This causes the bandwidth to extend at the output of the differential amplifier. This bandwidth extension technique is shown in Figure 2.14; Figure 2.14(a) illustrates it in the frequency domain and Figure 2.14(b) illustrates it through transient waveforms. As shown in Figure 2.14(a), the output pole frequency of the CG stage is 5.4 GHz and the HPF has a cut off frequency of 3 GHz; therefore, when the two signals are subtracted by the differential amplifier, the bandwidth gets extended to 14.6 GHz. In Figure 2.14(b), it can be seen that when the input signal frequency is increased, the CG output signal starts to get distorted. However, the HPF output signal has higher magnitudes at those high frequency regions. Therefore, the subtracted signal at the differential amplifier output recovers the distorted signal. Figure 2.15 shows the PAM4 eye diagrams of the CG output signal and the differential amplifier output signal at 33 Gb/s data rate. As expected, the eye diagram improves significantly once passed through the differential amplifier.




Figure 2.15: Eye diagrams of output signals of (a) CG stage and (b) diff amp stage at 33 Gb/s

The gain and bandwidth are further extended in the combiner unit. As shown in Figure 2.16, the combiner unit consists of four differential pairs, the drain nodes of which are connected together; this sums up the signals from the four differential pairs at the drain nodes. The inputs of the differential pairs are connected to the differential outputs of the TIA + AMP units, which increases the gain by a factor of four.  $M_{17}$  and  $M_{18}$  are used as dummy devices to reduce the capacitance at the output node. Shunt inductor peaking is employed to enhance the bandwidth; a symmetric inductor is used in order to save area and increase the quality factor of the inductor. This stage enhances the gain and bandwidth to 55.3 dB $\Omega$  and 32 GHz.




Figure 2.16: Schematic of the Combiner

## 2.4 Implementation and Results

The TIA is implemented in ST 28-nm FDSOI CMOS technology as shown in Figure 2.17. The chip contains probe pads in order to allow for probe testing as it yields better results. The TIA design consumes  $200 \mu\text{m} \times 300 \mu\text{m}$  area. As illustrated in the figure, the inductor consumes majority of the area; using a symmetry inductor allows us to use one inductor instead of two, therefore saving significant amount of space.




Figure 2.17: Implemented TIA in 28nm FDSOI CMOS technology.

The eye diagrams for this work were generated using PRBS31 pattern input current signal with 200  $\mu\text{A}$  peak-to-peak amplitude. The circuit simulation and post-layout PAM4 eye diagrams at various data rates are shown in Figures 2.18 and 2.19, respectively. The eye diagrams achieve peak-to-peak amplitude of 130 mV; as illustrated in Figure 2.18, this design can operate at 100Gb/s data rate.




Figure 2.18: Simulated PAM4 eye diagram with data-rate of (a) 100 Gb/s, (b) 80 Gb/s, (c) 67 Gb/s, and (d) 50 Gb/s.




Figure 2.19: Post-layout PAM4 eye diagram with data-rate of (a) 50 Gb/s and (b) 40 Gb/s.

The simulations for this work were done using photodiode capacitance of 100fF. This design achieves a transimpedance gain of 55 dBΩ and 3dB bandwidth of 32 GHz while generating 25 pA/ $\sqrt{\text{Hz}}$  average input referred noise density. It consumes 101 mW power at 100 Gb/s data rate. The performance of the proposed design is compared to other TIA designs with similar gain and bandwidth in Table 2.2. The other designs in the table – [46] [47] [49] – require multiple inductors to achieve similar gain and bandwidth performance; as a result, they consume significantly more area. The proposed design yields a significantly better Figure of Merit (FoM) – which takes gain, bandwidth, power, noise, and area into consideration – compared to the other designs.

Table 2.2: Performance of the proposed TIA design.

<b>Specification</b>	<b>[46]</b>	<b>[47]</b>	<b>[48]</b>	<b>[49]</b>	<b>This Work</b>
<b>C<sub>PD</sub> (fF)</b>	50	50	300	–	100
<b>Gain (dBΩ)</b>	50	51	54	60	55
<b>Bandwidth (GHz)</b>	29	30.5	28	22	32
<b>Power (mW)</b>	45.7	60.1	110	75	101
<b>Average Input Referred Noise Density (pA/<math>\sqrt{\text{Hz}}</math>)</b>	51.8	55.7	36.5	22	25
<b>Active Area (mm<sup>2</sup>)</b>	0.4	0.54	0.07	0.56	0.06
<b>FoM</b> $\left( \frac{\text{dB}\Omega \cdot \text{GHz}}{\text{mW} \cdot \text{mm}^2 \cdot \text{pA}/\sqrt{\text{Hz}}} \right)$	1.53	0.86	5.38	1.43	11.62

## Chapter 3

# ISI Equalizer for High-Speed Communication

## 3.1 Introduction

Vast expansion of IoT and recent introduction of the AI usage at the edge of the IoT has created additional bandwidth demand in data centers. Use of optical fibers has become a solution to meet the high bandwidth demand. Higher data rate is associated with the increased channel loss. This frequency dependent loss manifests itself in the form of inter-symbol-interference also known as ISI. In simple words, ISI is the spreading of the symbol on its neighboring symbols. Usually an equalization technique is employed at the receiver to correct the frequency dependant interference, i.e., to remove or reduce all of the ISI components from the received signal. The ISI is generally data dependent and can include signal components with contributions based on prior (pre-cursor) and post (post-cursor) received signals. Various techniques exist, both in the literature and practice, to address pre-cursor and post-cursor ISI known as equalization. From implementation point of view, we can partition the equalization functionality on both transmitter and receiver (TxRx-eq) or only on the receiver side (Rx-eq). To adapt the transmitter side equalizer tap values, we often need the information about the quality of the eye or link margin that are available at the sampler input on the receiver side. Therefore, TxRx-eq requires a back channel and link wakeup protocol that are often part of the standard. A more desirable solution is receiver only equalization that also provides flexibility to the equipment manufacturer to use IPs from different vendors without requiring compatibility. Fortunately, latest trend in ADC based solutions does provide that flexibility [17]-[39].



This chapter first reviews the symbol vs sequence decoding in section 3.2. Section 3.3 describes the hardware challenges associated with Maximum Likelihood Sequence Detector (MLSD) implementation. Section 3.4 introduces the proposed sequence decoder followed by implementation and measured results in section 3.5.

## 3.2 Symbol Vs Sequence Detection

Fundamentally, the two main approaches to equalization can be classified as symbol detection and sequence detection. In symbol detection, each symbol decision is made after correcting and compensating the ISI effect of neighboring symbols. While, subtracting the ISI, the received signal amplitude also experiences significant attenuation causing degradation in SNR. A simple example shown in Figure 3.1(a) explains the SNR degradation from the trellis diagram. After equalizing the received signal, equalized ‘1’ and ‘0’ comes very close to the threshold. An alternative approach to equalization is to consider the entire sequence instead of a symbol. Therefore, instead of cancelling the ISI we compare the received signals to different ISI combinations, referred to in this chapter as constellation. Each received sample value,  $r_K$ , can be compared to the constellation points defined as  $\sum_{X=1}^N S_X h_X$ . Here,  $h$  is the impulse response of the channel and  $S$  is the transmitted symbol and  $N$  reflects number of taps in the channel impulse response function. Ideally in a noise less case, received sample would fall on one of those constellation points. But in the presence of ‘noise’ and residue ISI, received samples are deviated from those constellation points as shown in Fig. 3.1(b). This deviation is measured as branch metrics (BM).

$$b_L(K) = \left| r_K - \sum_{X=1}^N S_X h_X \right|^2 \quad 3.1$$




Figure 3.1: Two different approach to equalization (a) Symbol by Symbol detection (b) Sequence Detection.

Such branch matrices are calculated for different trellises and accumulated over an entire sequence:

$$e(K) = e(K - 1) + b_L(K) \tag{3.2}$$

Once the accumulated errors are computed, we can calculate and compare relative likelihood of each sequence,  $e_i \geq e_j$ . Usually, this comparison is done once the trellis converges to a unique state. By successively comparing all possibilities we can select the one that has the lowest accumulated error. In simple words, most likely sequence is the one that has the least mean square error and therefore, decoding based on this algorithm is known as Maximum Likelihood Sequence Detector (MLSD). The main advantages of such decoding process are first, uncorrelated random noise has less impact on the accumulated error compared to single symbol detection. Second, ISI

is used in a constructive way and therefore, we do not need to pay the penalty for amplitude reduction. Both factors contribute to the SNR benefits that is often advertised. Practical implementation of this decoding is computationally intensive. Therefore, a simplified version, known as Viterbi algorithm, is often implemented [16][40][41][50][51].

### **3.3 Hardware Challenges in MLSD Implementation**

The algorithm described in the previous section is usually implemented using an analog to digital converter (ADC), in which the signal is converted to digital domain and then the distance from the received signal to the constellation points are calculated described as BM in the previous section. A major challenge in this approach is that the power consumption is very high because of the ADC and also because of the digital computations, e.g., the computation of distance to each constellation point, and then the computation required to determine the minimum distance in a set of distances. In addition, the quantization error of the ADC affects the signal-to-noise ratio (SNR) and minimum achievable bit-error-rate (BER). Therefore, to reduce the complexity, we often limit the possibilities by retaining the two most likely transitions as described in Viterbi implementations [40] [41].

Finding the two survivors requires one to accumulate the path metric and then compare to select. These add-compare-select (ACS) units have an inherent feedback that is difficult to close at higher speed. Several techniques have been explored in literature to overcome the computational and highspeed challenge associated with the Viterbi decoding. First, note that complexity of the Viterbi decoder increases exponentially with number of states. By adopting feedforward equalization (FFE) we can limit the residue ISI and make Viterbi decoder more affordable [40], but the power

efficiency still greatly exceeds the 10 pJ/bit target. Computational efficiency can be improved by moving the ACS unit in analog domain as suggested in [50] taking advantage of superior analog performance offered by BiCMOS process. However, analog performance in nano-meter CMOS limits the adaptation of such techniques. While the digital implementation scales more gracefully with technology, full blown implementation still consumes prohibitive power [41]. Therefore, more practical implementations use several simplifications. First, the absolute value instead of the square in equation (3.1) still provides reasonable results without significant performance penalty. Pre-computing of the path metric to parallel process the ACS operation also relaxes the performance as described in [16]. Finally, combining the above techniques with reduced state and resolution has achieved higher speed [51]. However, it is not clear with these simplifications how much performance benefit remains in sequence decoding over symbol detection. Therefore, most popular ADC based solutions still remains FFE-DFE based [17] [39].

### **3.4 Analog to Sequence Based Maximum A Posteriori (MAP) Decoder**

Similar to the Viterbi decoder, computational complexity of the MAP decoder often resorted to analog-mixed signal processing [52]. In this work we are proposing Analog to Sequence Converter (ASC) based MAP decoding that provides several advantages over Viterbi decoding. In contrast to flash type ADCs, the comparator thresholds are not uniformly spread out in the voltage range. Instead, the comparator thresholds are strategically set based on different combinations of the main ( $h_0$ ), pre-cursor ( $h_{-1}$ ) and post-cursors ( $h_{+1}$ ) components. Specifically, these thresholds are chosen so that the entire signal space is subdivided into a set of regions. Front-end linear equalizer response is chosen such that at the output the ISI should be limited to 4 taps only. Therefore, there




Figure 3.2: Analog to sequence converter based MAP decoder implementation. (a) The conceptual decoding process. (b) The Analog to sequence hardware and the MAP decoding digital signal processing (DSP) hardware.

are 16 possible sequences:

$$Seq_{0 \rightarrow 15} = \pm h_0 \pm h_1 \pm h_{-1} \pm h_2 \quad 3.3$$

16 References are then calculated based on consecutive sequences:

$$Vth_i = \frac{Seq_i + Seq_{i+1}}{2} \quad 3.4$$

Based on the comparator outputs, received signal is then mapped to the signal space. Non-binary relationship between the tap values translate to nonuniform separation and stresses the resolution requirement of the comparators in addition to comparator offset. But unlike ADC the comparator output does not directly translate to the multi-bit digital value. Instead, these comparator values are mapped to a set of possible sequences. From this set of possible sequences, the most likely sequence is selected based on likelihood as well as the previously decoded symbols. Therefore, single comparator error is often tolerable and does not translate to symbol error. The conversion process works in two steps - at first, we find the set of sequences that are closest to the received sample and then we place comparators with fine resolution to measure the distance between the received sample to the sequences (Figure 3.2). In other words, Analog to sequence converter find the list of the sequences in ascending order and also quantifies how likely these sequences are. Therefore, we can directly estimate the probability of each sequence, no digital processing is needed. This advantage in the computational efficiency allows for a different sequence decoding algorithm. The proposed sequence selection process works as follows: for an N-tap channel we consider N consecutive UI for decoding. Assuming we have  $L$  pre-cursors and  $M$  post cursors,  $N = L + M + 1$ . After decoding 4 likely sequences, for each sequence, we calculate the probability of  $L$  previous and  $M$  following compatible sequences. Then we calculate the combined





Figure 3.3: Implemented prototype in 0.13 um CMOS (a) Analog to sequence converter die photo, (b) synthesized DSP, and (c) INL/DNL of the analog to sequence converter.

probability by scaling them with the corresponding tap weight.


$$P_K = \frac{\sum_{i=-L}^{-1} \frac{h_i}{d_i} + \frac{h_0}{d_0} + \sum_{i=1}^M \frac{h_i}{d_i}}{\sum_{n=1}^N h_n}, K = 1, 2, \dots, 2^{N-L} \quad 3.5$$

Here we are selecting  $2^{N-L}$  number of sequences based on how likely these sequences are. Final sequence is selected based on M previous decision as shown in Figure 3.2. Note that the distances,  $d_i$ , are directly calculated and then scaled by the tap weight,  $h_i$ . Therefore, this computation can be most efficiently executed using lookup table. Also, the denominator is common when comparing the probability for different sequences, therefore can be ignored for comparison purpose. Note that the distance between sequences are known based on the tap values. Therefore, these distances are stored with 6-bit resolution. 1.5 bit probability quantization effectively translates to scale 6-bit distance vector into two distance vectors. This significantly improves the resolution without increasing analog to sequence converter power.


### **3.5 Implementation and Performance Comparison**

For proof of concept a prototype is implemented in 0.13  $\mu\text{m}$  CMOS. Analog to sequence converter is implemented in custom integrated circuit whereas the MAP algorithm is tested using FPGA (Figure 3.3). For realistic estimation of power and area, synthesized layout is shown in Figure 3.3(b). We compared the performance of this sequence decoding algorithm with Viterbi and conventional FFE solution for a long reach channel at 10Gb/s NRZ in Figure 3.4. To keep the complexity and power consumption within limit, we use channel shortening filter partially equalize within 4 taps. As expected, the sequence decoding algorithm outperforms the symbol detection algorithm such as FFE. Between two sequence decoding algorithms, MAP decoding outperforms Viterbi simply due





(a)



(c)

Figure 3.4: Performance comparison of the different digital equalization at 10Gb/s. (a) Frequency response and single bit response (SBR). (b) The BER plot as function of voltage and time for FFE, MLSE and proposed MAP decoding.

to the fact that we keep all four possibilities instead of truncating to two. These additional options allow us to make correct decision even in the presence of higher noise. Although computational complexity increases when we keep additional options, but accumulation is limited to 4 UI instead of longer sequence as would be needed in Viterbi. However, as the precursor value decreases, the benefit of MAP decoding also diminishes. This is consistent with the eqn. (3.5) that suggests the weighting factor of the pre-cursor term. Due to the advantage of the Analog to sequence converter it still remains affordable for the given power, area constrain and is expected to improve as we scale to advanced CMOS nodes. The performance summary of the implemented prototype is shown in Table 3.1.

Table 3.1: Performance summary of implemented prototype.

<b>Specification</b>	<b>This Work</b>
<b>Architecture</b>	4 X Flash
<b>Technology</b>	130nm CMOS
<b>Supply Voltage</b>	1.2
<b>Sampling Rate (GS/s)</b>	10
<b>Resolution (bit)</b>	4
<b>Probability Resolution (bit)</b>	1.5
<b>Sampling Cap (pF)</b>	0.250
<b>ENOB (bit)</b>	3.2
<b>SNDR/SFDR @Nyquist</b>	21/25
<b>Power (mW)</b>	105
<b>FOM (pJ/Conv.-step)</b>	1.14
<b>Active Area (mm<sup>2</sup>)</b>	1.23

# Chapter 5

## Conclusion

### 5.1 Thesis Summary

Sustaining the exponentially increasing trend in functionality of integrated circuits requires high bandwidth intra-chip and inter-chip communication. However, higher speed communications inside silicon chips are often bottlenecked by capacitive drain of the channels. Therefore, as the functionalities of integrated circuits get increasingly sophisticated, achieving the required high bandwidth operations becomes increasingly challenging. Photonic integrated circuits (PIC) are considered as a potential solution, where laser-modulator modules are used to convert electronic signals into optical signals for transmission through waveguide structures and then the signals are converted back to the electronic domain by P-I-N photodiodes in the receiving end. Apart from the emerging trends of inter and intra chip optical applications, optical signals are also utilized in optical-fiber networks to meet the high bandwidth data communications demands from data centers, communities, and businesses. In order to process the high data rate optical signals, the performance of the optical receivers must be optimized as well. The focus of this thesis was to enhance the SNR performance of optical receivers. In order to optimize the SNR performance, the gain was boosted at the Transimpedance Amplifier stage by limiting the bandwidth. Subsequently, an equalizer was utilized to equalize the inter symbol interference (ISI) caused by the bandwidth limitation.

Transimpedance Amplifiers (TIA) are the first stage of optical receivers; they convert the photocurrent from the P-I-N photodiodes to voltage signals to be processed by the subsequent stages. As they are the first stage, the performance of the TIA units is vital to the overall performance of the optical receivers. Chapter 2 of the thesis focused on enhancing the performance of TIA units. The chapter first explored and compared the performances and trade-offs of three different TIA topologies – Common Gate, Regulated Cascode, and Shunt Feedback; the transimpedance gain, bandwidth, noise, and power consumption performances were all taken into account. The chapter then proposed a TIA design that uses various techniques to enhance the transimpedance gain, bandwidth, and SNR. The design was implemented in ST 28-nm FDSOI CMOS technology; it achieved a transimpedance gain of 55 dB $\Omega$  and 3dB bandwidth of 32 GHz.

Chromatic dispersion in the optical signal being passed through the optical-fibers or waveguide structures causes inter symbol interference (ISI), which distorts the waveform. Therefore, optical receivers must also employ an ISI equalizer. There are various ISI equalization techniques; some are transmitter and receiver based (TxRx-eq) and some are only receiver based (Rx-eq). Since TxRx-eq equalizers raises transmitter-receiver compatibility concerns, Rx-eq equalizers are more desirable for manufacturers. Chapter 3 of the thesis was dedicated towards designing an optimized Rx-eq ISI equalizer. The chapter first discussed the advantages of taking the sequence detection approach over the symbol detection approach. It then discussed the benefits and challenges of different equalization techniques such as feedforward equalization (FFE), Maximum Likelihood Sequence Detector (MLSD) and Viterbi algorithm. The chapter then proposed an Analog to Sequence Converter (ASC) based Maximum A Posteriori (MAP) decoding equalizer. The concept was implemented in 0.13  $\mu\text{m}$  CMOS technology. The implemented prototype is capable of

compensating 35+ dB loss at 10 Gb/s data rate with better than 10 pJ/bit energy efficiency. The work described in the chapter was published in MWSCAS 2019.

## **5.2 Future Work**

The goal of this thesis was to propose ways to enhance the performances of optical receivers to be used at high data rates. This was done by optimizing the performances of individual units of optical receiver – chapter 2 proposed a high gain-bandwidth TIA and chapter 3 proposed an energy efficient ISI equalizer. The next step would be to combine the two designs and optimize the performance of the optical receiver as a whole. The TIA design proposed in chapter 2 uses the CG topology as the first stage; it then employs various techniques to enhance the performance in the subsequent stages. The proposed design can also be implemented using the RGC and S-FB topologies as the first stage. Also, the latest advanced process technologies such as the 10-nm finFET and 14-nm finFET provide superior performances compared to the older technologies. The designs discussed in this thesis can be implemented in the more advanced technologies, which will yield much improved performances.

# Bibliography

- [1] Dcadmin, "International Technology Roadmap for semiconductors examines next 15 years of chip innovation," *Semiconductor Industry Association*, 13-Dec-2018. [Online]. Available: <https://www.semiconductors.org/international-technology-roadmap-for-semiconductors-examines-next-15-years-of-chip-innovation/>.
- [2] S. Y. Siew *et al.*, "Review of Silicon Photonics Technology and Platform Development," in *Journal of Lightwave Technology*, vol. 39, no. 13, pp. 4374-4389, July1, 2021.
- [3] R. Soref, "The Past, Present, and Future of Silicon Photonics," in *IEEE Journal of Selected Topics in Quantum Electronics*, vol. 12, no. 6, pp. 1678-1687, Nov.-dec. 2006.
- [4] T. Fukazawa, T. Hirano, F. Ohno, and T. Baba, "Low loss intersection of Si photonic wire waveguides," in *Japanese Journal of Applied Physics*, vol. 43, no. 2R, p. 646, Feb. 2004.
- [5] T. Fukazawa, F. Ohno, and T. Baba, "Very compact arrayed-waveguidegrating demultiplexer using Si photonic wire waveguides," in *Japanese Journal of Applied Physics*, vol. 43, no. 5B, pp. L673–L675, Apr. 2004.
- [6] D. -X. Xu *et al.*, "Silicon Photonic Integration Platform—Have We Found the Sweet Spot?," in *IEEE Journal of Selected Topics in Quantum Electronics*, vol. 20, no. 4, pp. 189-205, July-Aug. 2014, Art no. 8100217.
- [7] "History of Fiber Optics," *Timbercon*, 14-Oct-2020. [Online]. Available: <https://www.timbercon.com/resources/blog/history-of-fiber-optics/>.

- [8] B. Radi, D. Abdelrahman, O. Liboiron-Ladouceur, G. Cowan and T. C. Carusone, "Optimal Optical Receivers in Nanoscale CMOS: A Tutorial," in *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 69, no. 6, pp. 2604-2609, June 2022.
- [9] G. E. Moore, "Cramming more components onto integrated circuits," *Electronics*, vol. 38, no. 8, pp. 114, April 1965.
- [10] G. Moore, "CMOS scaling trends and beyond," *IEEE International Electron Devices Meeting (IEDM) Technical Digest*, vol. 37, no. 6, pp. 20-29, November 1975.
- [11] J. Cao *et al.*, "A 500 mW ADC-Based CMOS AFE With Digital Calibration for 10 Gb/s Serial Links Over KR-Backplane and Multimode Fiber," in *IEEE Journal of Solid-State Circuits*, vol. 45, no. 6, pp. 1172-1185, June 2010.
- [12] C. Ting, J. Liang, A. Sheikholeslami, M. Kibune and H. Tamura, "A blind baud-rate ADC-based CDR", *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, pp. 122-123, Feb. 2013.
- [13] B. Zhang *et al.*, "A 195 mW/55 mW dual-path receiver AFE for multistandard 8.5-to-11.5 Gb/s serial links in 40 nm CMOS", *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, pp. 34-35, Feb. 2013.
- [14] H. Kimura *et al.*, "2.1 28Gb/s 560mW multi-standard SerDes with single-stage analog front-end and 14-tap decision-feedback equalizer in 28nm CMOS," *2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)*, 2014, pp. 38-39.
- [15] S. Rylov *et al.*, "3.1 A 25Gb/s ADC-based serial line receiver in 32nm CMOS SOI," *2016 IEEE International Solid-State Circuits Conference (ISSCC)*, 2016, pp. 56-57.

- [16] S. Song, K. D. Choo, T. Chen, S. Jang, M. P. Flynn and Z. Zhang, "A Maximum-Likelihood Sequence Detection Powered ADC-Based Serial Link", *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 65, no. 7, pp. 2269-2278, July 2018.
- [17] S. Kiran, S. Cai, Y. Luo, S. Hoyos and S. Palermo, "A 52-Gb/s ADCbased PAM-4 receiver with comparator-assisted 2-bit/stage SAR ADC and partially unrolled DFE in 65-nm CMOS", *IEEE J. SolidState Circuits*, vol. 54, no. 3, pp. 659-671, Mar. 2019.
- [18] K. Min and C. Yoo, "A 1.62/2.7 Gbps clock and data recovery with pattern based frequency detector for DisplayPort", *IEEE Trans. Consum. Electron.*, vol. 56, no. 4, pp. 2032-2036, Nov. 2010.
- [19] J. Bulzacchelli *et al.*, "A 28Gb/s 4-tap FFE/15-tap DFE serial link transceiver in 32nm SOI CMOS technology," *2012 IEEE International Solid-State Circuits Conference*, 2012, pp. 324-326.
- [20] T. Nakao *et al.*, "An equalizer-adaptation logic for a 25-Gb/s wireline receiver in 28-nm CMOS," *2013 IEEE Asian Solid-State Circuits Conference (A-SSCC)*, 2013, pp. 217-220.
- [21] S. Parikh *et al.*, "A 32Gb/s wireline receiver with a low-frequency equalizer, CTLE and 2-tap DFE in 28nm CMOS," *2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers*, 2013, pp. 28-29.
- [22] Chi-Cheng Ju *et al.*, "A 4K×2K@60fps multi-standard TV SoC processor with integrated HDMI/MHL receiver," *2014 Symposium on VLSI Circuits Digest of Technical Papers*, 2014, pp. 1-2.



- [23] J. Jaussi *et al.*, "26.2 A 205mW 32Gb/s 3-Tap FFE/6-tap DFE bidirectional serial link in 22nm CMOS," *2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)*, 2014, pp. 440-441.
- [24] P. S. Sahni, S. C. Joshi, N. Gupta and G. S. Visweswaran, "An Equalizer With Controllable Transfer Function for 6-Gb/s HDMI and 5.4-Gb/s DisplayPort Receivers in 28-nm UTBB-FDSOI," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 24, no. 8, pp. 2803-2807, Aug. 2016.
- [25] A. Balachandran, Y. Chen and C. C. Boon, "A 32-Gb/s 3.53-mW/Gb/s Adaptive Receiver AFE Employing a Hybrid CTLE, Edge-DFE and Merged Data-DFE/CDR in 65-nm CMOS," *2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)*, 2019, pp. 221-224.
- [26] B. Razavi, *Design of integrated circuits for Optical Communications*. Hoboken, NJ: Wiley, 2012.
- [27] C. Toumazou and S. M. Park, "Wideband low noise CMOS trans-impedance amplifier for gigahertz operation", *Electron. Lett.*, vol. 32, no. 13, pp. 1194-1196, 1996.
- [28] E. Säckinger, "The Transimpedance Limit," in *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 57, no. 8, pp. 1848-1856, Aug. 2010.
- [29] S. M. Park and C. Toumazou, "A packaged low-noise high-speed regulated cascode transimpedance amplifier using a 0.6  $\mu\text{m}$  N-well CMOS technology," *Proceedings of the 26th European Solid-State Circuits Conference*, 2000, pp. 431-434.
- [30] Y. -H. Kim and S. -S. Lee, "A 72dBO 11.43mA novel CMOS regulated cascode TIA for 3.125Gb/s optical communications," *2013 IEEE International SOC Conference*, 2013, pp. 68-72.

- [31] S. M. Park and H.-J. Yoo, "1.25-Gb/s regulated cascode CMOS transimpedance amplifier for Gigabit Ethernet applications," in *IEEE Journal of Solid-State Circuits*, vol. 39, no. 1, pp. 112-121, Jan. 2004.
- [32] S. Salhi, A. Slimane, H. Escid and S. A. Tedjini, "Design and analysis of CMOS RCG transimpedance amplifier based on elliptic filter approach", *IET Circuits Devices & Systems*, vol. 12, no. 4, pp. 497-504, 2018.
- [33] M. Atef and H. Zimmermann, "Low-power 10 Gb/s Inductorless Inverter Based Common-drain Active Feedback Transimpedance Amplifier in 40 nm CMOS", *Analog Integrated Circuits and Signal Processing*, vol. 76, no. 3, pp. 367-376, 2013.
- [34] M. d. M. Silva and L. B. Oliveira, "Regulated Common-Gate Transimpedance Amplifier Designed to Operate With a Silicon Photo-Multiplier at the Input," in *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 61, no. 3, pp. 725-735, March 2014.
- [35] C. Kromer *et al.*, "A low-power 20-GHz 52-dB/spl Omega/ transimpedance amplifier in 80-nm CMOS," in *IEEE Journal of Solid-State Circuits*, vol. 39, no. 6, pp. 885-894, June 2004.
- [36] S. Bashiri, C. Plett, J. Aguirre and P. Schvan, "A 40 Gb/s transimpedance amplifier in 65 nm CMOS," *Proceedings of 2010 IEEE International Symposium on Circuits and Systems*, 2010, pp. 757-760.
- [37] A. Trabelsi and M. Boukadoum, "Comparison of Two CMOS Front-End Transimpedance Amplifiers for Optical Biosensors," in *IEEE Sensors Journal*, vol. 13, no. 2, pp. 657-663, Feb. 2013.

- [38] M. A. S. Bhuiyan and M. B. I. Reaz, "Shunt-feedback transimpedance amplifier in 0.18 $\mu$ m CMOS technology," *2013 2nd International Symposium on Instrumentation and Measurement, Sensor Network and Automation (IMSNA)*, 2013, pp. 687-690.
- [39] A. D. Aurangozeb, M. Mohammad Hossain and M. Hossain, "Channel-Adaptive ADC and TDC for 28 Gb/s PAM-4 Digital Receiver", *IEEE Journal of Solid-State Circuits*, vol. 53, no. 3, pp. 772-788, March 2018.
- [40] O. E. Agazzi et al., "A 90 nm CMOS DSP MLSD Transceiver With Integrated AFE for Electronic Dispersion Compensation of Multimode Optical Fibers at 10 Gb/s", *IEEE Journal of Solid-State Circuits*, vol. 43, no. 12, pp. 2939-2957, Dec. 2008.
- [41] M. A. Anders, S. K. Mathew, S. K. Hsu, R. K. Krishnamurthy and S. Borkar, "A 1.9 Gb/s 358 mW 16 256 State Reconfigurable Viterbi Accelerator in 90 nm CMOS", *IEEE Journal of Solid-State Circuits*, vol. 43, no. 1, pp. 214-222, Jan. 2008.
- [42] A. Beling, H. Chen, H. Pan and J. C. Campbell, "High-Power Monolithically Integrated Traveling Wave Photodiode Array," in *IEEE Photonics Technology Letters*, vol. 21, no. 24, pp. 1813-1815, Dec.15, 2009.
- [43] K. J. Williams, L. T. Nichols and R. D. Esman, "Photodetector nonlinearity limitations on a high-dynamic range 3 GHz fiber optic link," in *Journal of Lightwave Technology*, vol. 16, no. 2, pp. 192-199, Feb. 1998.
- [44] C. L. Goldsmith, G. A. Magel and R. J. Baca, "Principles and performance of traveling-wave photodetector arrays," in *IEEE Transactions on Microwave Theory and Techniques*, vol. 45, no. 8, pp. 1342-1350, Aug. 1997.

- [45] G. Zhou, P. Runge, S. Lankes, A. Seeger and M. Schell, "Waveguide integrated pin-photodiode array with high power and high linearity," *2015 International Topical Meeting on Microwave Photonics (MWP)*, 2015, pp. 1-4.
- [46] J. Kim and J. F. Buckwalter, "Bandwidth Enhancement With Low Group-Delay Variation for a 40-Gb/s Transimpedance Amplifier," in *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 57, no. 8, pp. 1964-1972, Aug. 2010.
- [47] J. -D. Jin and S. S. H. Hsu, "A 40-Gb/s Transimpedance Amplifier in 0.18- $\mu\text{m}$  CMOS Technology," in *IEEE Journal of Solid-State Circuits*, vol. 43, no. 6, pp. 1449-1457, June 2008.
- [48] S. B. Amid, C. Plett and P. Schvan, "Fully differential, 40 Gb/s regulated cascode transimpedance amplifier in 0.13  $\mu\text{m}$  SiGe BiCMOS technology," *2010 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)*, 2010, pp. 33-36.
- [49] C. Liao and S. Liu, "40 Gb/s Transimpedance-AGC Amplifier and CDR Circuit for Broadband Data Receivers in 90 nm CMOS," in *IEEE Journal of Solid-State Circuits*, vol. 43, no. 3, pp. 642-655, March 2008.
- [50] S. Elahmadi et al., "An 11.1 Gbps Analog PRML Receiver for Electronic Dispersion Compensation of Fiber Optic Communications", *IEEE Journal of Solid-State Circuits*, vol. 45, no. 7, pp. 1330-1344, July 2010.
- [51] H. Yueksel et al., "Design Techniques for High-Speed Multi-Level Viterbi Detectors and Trellis-Coded-Modulation Decoders", *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 65, no. 10, pp. 3529-3542, Oct. 2018.

[52] C. Winstead, Jie Dai, Shuhuan Yu, C. Myers, R. R. Harrison and C. Schlegel, "CMOS analog MAP decoder for (84) Hamming code", *IEEE Journal of Solid-State Circuits*, vol. 39, no. 1, pp. 122-131, Jan. 2004.