Real-Time System-on-Chip Emulation of Electrothermal Models for Power Electronic Devices via Hammerstein Configuration

Tian Liang, Student Member, IEEE, and Venkata Dinavahi, Senior Member, IEEE

Abstract—Real-time emulation of device-level power electronics plays an essential role in many industrial applications for design and hardware-in-the-loop testing of system components and controllers. Due to the complexity and heavy computational burden of the real-time hardware implementation of the analytical and the numerical models, this paper proposes dynamic electrothermal behavioral models for diode, thyristor, and insulated-gate bipolar transistor based on the Hammerstein configuration. The power electronic device model parameters are extracted from the known device datasheets and implemented in Zyng System-on-Chip platform with accelerated processing for real-time application. An electromagnetic rail gun system has been employed as the study case to compare the performance of the proposed electrothermal behavioral models with that of off-line simulation models on SaberRD software.

Index Terms—Behavioral model, diode, electrothermal, Hammerstein configuration, hardware-in-the-loop (HIL), insulated-gate bipolar transistor (IGBT), real-time systems, sliding mode control (SMC), system-on-chip (SoC), thyristor.

NOMENCLATURE

CC Charging circuit.
EMRG Electromagnetic rail gun.
PFN Pulse forming network.
PFU Pulse forming unit.
PL Programmable logic.
PS Processing system.
SoC System-on-chip.
HIL Hardware-in-the-loop.
TSSM Two-state switch model.
HCM Hammerstein configuration model.
TLM Transmission line modeling.

I. INTRODUCTION

Real-time HIL technology plays a pivotal role in the design and development of power electronic system for many applications. There is a need for accurate device-level modeling in real-time HIL simulation, especially under the extreme and extensive range conditions. With the help of HIL technology, the newly designed power switch, protection circuit and algorithm, power converter and controller can be repeatedly evaluated for design optimizing and tuning in a nondestructive emulation environment [1], [2]. Field programmable gate arrays (FPGAs) are gaining preferred status in real-time modeling of various power apparatus and systems [3]–[12]. Rapid evolution of integrated circuit technology has led to the availability of commercial SoC platform with a large capacity of computational resources such as ARM-based multicore processors and FPGA on the same device, enabling the real-time implementation for complex industrial application [13]–[19].

Recently, various system-level and device-level power electronic models have been utilized in modeling and simulation of power converters and network behavior [20]. The performance of the models has been a vital issue for selecting the appropriate model for a specific application. The system-level power electronic model can be mainly categorized into three types: 1) ideal model [22]; 2) switching function model [23]; and 3) averaged model [24]. The ideal model employs ON- and OFF-state resistances for simulation. The switching function model describes the behavior of the converter by controlled voltage and current sources. The averaged model considers the average behavior of the system while ignoring the switching behavior. In general, the averaged model consumes less compute power than the rest with less accuracy, whereas the ideal model costs the most compute power with higher precision.

In this paper, the following device-level power electronic models have been utilized in circuit simulation: 1) analytical model [25]–[30]; 2) behavioral model [31]–[37]; 3) numerical model [38], [39]; and 4) hybrid model [40]. The analytical model that could accurately describe the device steady state and transient operation is based on device physics. The behavioral model provides a good prediction of the device performance, while ignoring the detailed physical characteristics. The numerical model can simulate the device’s electrical, thermal, and optical characteristics by using the finite element method without fabricating the physical device; however, it is prohibitively time consuming. The hybrid model combines the accelerated physics-based calculation of the analytical model, low-computational consumption of the behavioral model, and the accurate geometrical properties of the numerical model. In general, behavioral models are the fastest and require
least computation resources, while the rest of the models are expected to be both resource and execution time intensive.

Behavioral models can utilize the device datasheet to achieve a comprehensive device-level simulation. However, the analytical, numerical, and hybrid models require specific dimensions and fabrication description to extract the dedicated physical parameters. In general, the device datasheet does not provide such detailed manufacturer design specifications, which makes modeling of the general device arduous. Some physical parameters inside the power semiconductor are not able to be measured or estimated unless there is an extensive cooperation with the semiconductor manufacturer. High-order nonlinear equations, convergence problems, sensitivity to initial conditions, which may result in incomplete or inaccurate simulation, are also some of the main challenges in these models.

The choice of the modeling approach depends on the required accuracy, compute resource, convergence properties, validity range, and time consumption of the application. The analytical, numerical, and hybrid models consume a significant amount of compute resource, thereby making them inappropriate for the real-time simulation at least in the near future. Though the system-level model is simplified enough to achieve real-time execution, it cannot represent the detailed switching transient of the power electronic device. It should be noted that accuracy of the model is highly related to the modeling complexity. Therefore, it is reasonable to choose a device-level power electronic behavioral model for the real-time hardware emulation with acceptable accuracy and low-compute resource consumption.

The Hammerstein and the Wiener models are two of the common behavioral models, which separate the static and dynamic characteristics of general physical systems. The Hammerstein model consists of a nonlinear static block in the front of a linear time-invariant dynamic block, while the Wiener model consists of a linear time-invariant dynamic block followed by a nonlinear static block. From the perspective of power electronic device model identification, the Hammerstein model is more user-friendly than the Wiener model since dynamic changes happen after applied conditions. The earliest literature of the Hammerstein model can be dated back to 1966 [41]. With generations of development in nonlinear system identification theory, the Hammerstein-based models have been applied in a variety of areas, such as model identification [42], [43], biomedical engineering [44], hysteresis phenomena [45], [46], power electronics [47]–[49], electrical drives [50], neural networks [51], [52], communication systems [53], [54], and mechanical engineering [55]. Applying the Hammerstein configuration technique for behavioral modeling can indeed reduce the complexity of hardware implementation of power electronic device models. The modeling of insulated-gate bipolar transistor (IGBT) by Hammerstein configuration was illustrated in [31] with detailed circuit experiments, however, no dynamic electrothermal physical behavior could be predicted by the model and the highly nonlinear model equations may require iterative computation. Though the nonlinear part of the Hammerstein model can be optimized by introducing the Taylor Series technique, the requirement of iteration process is still cumbersome due to the nonlinear nature of model. If the nonlinear part of the Hammerstein model can be separated into linear parts in the equation or equivalent linear electrical element, computation burden can be significantly reduced by either circumventing iterations entirely or using only a few iteration in real-time implementation.

This paper proposes dynamic electrothermal nonlinear behavioral models for the diode, thyristor, and IGBT using the Hammerstein configuration with the equivalent electrical component representation for real-time emulation of device-level behavior. The parameters of the Hammerstein models are extracted from the dedicated device datasheet. The performance of the proposed models is tested and validated in the EMRG system. This paper is organized as follows. Section II describes the construction of the Hammerstein configurations for diode, thyristor, and IGBT. Section III gives a brief introduction to the Zynq SoC platform and explains the details of the case study implementation. Section IV shows the real-time emulation results and verification using SaberRD software, which provides device-level experimentally verified static and dynamic performance features. Section V gives the conclusion of this paper.

## II. CONSTRUCTION OF DEVICE-LEVEL DYNAMIC ELECTROTHERMAL MODEL VIA HAMMERSTEIN CONFIGURATION

This section introduces the detailed behavioral modeling method via the Hammerstein configuration. Section II-A describes the difference between the Hammerstein model and the Hammerstein configuration. In Section II-B–II-E, the static electrical model, the dynamic electrical model, the transient power loss model, and the thermal network will be discussed individually for the devices. Table I shows the necessary plots from the datasheet [64], [65] for the power device behavioral modeling via the Hammerstein configuration. The information requirements for each device are classified into four modeling procedures.

<table>
<thead>
<tr>
<th>Device</th>
<th>Static electrical model</th>
<th>Dynamic electrical model</th>
<th>Transient power loss model</th>
<th>Thermal network calculation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Diode</td>
<td>$I_F$</td>
<td>$Q_{on}$</td>
<td>$Q_{on}$</td>
<td>$E_{rec}$</td>
</tr>
<tr>
<td>Thyristor</td>
<td>$I_T$</td>
<td>$V_T$</td>
<td>$Q_{on}$</td>
<td>$W_{on}$</td>
</tr>
<tr>
<td>IGBT</td>
<td>$I_C$</td>
<td>$V_{CE}$</td>
<td>$t_{on}$</td>
<td>$E_{on}$</td>
</tr>
</tbody>
</table>
A. Hammerstein Model Versus Hammerstein Configuration

The Hammerstein model consists of a nonlinear static block followed by a linear time-invariant (LTI) block, while the Hammerstein configuration encapsulates the idea of separating the static block from the dynamic block. The static block in the configuration can be a linear or nonlinear block. The dynamic block in the configuration is a linear time-variant (LTV) system. The block diagram of Hammerstein configuration is shown in Fig. 1.

Iterative solution becomes necessary when the Hammerstein model is applied for system simulation due to the nonlinear static block inside the model. Hammerstein configuration provides a way to simplify the nonlinear static blocks into linear static blocks in order to reduce the calculation burden. For the dynamic block, the configuration could utilize a LTV system instead of the LTI one if the time-varying parameters have a small impact on the system simulation results.

B. Device Static Electrical Model

The static characteristics of the power electronic devices (diode, thyristor, and IGBT) are similar (shown in Fig. 2) and are made up of a temperature-dependent conductance \( g_{ON}(T_{ij}) \) with a paralleled temperature-dependent voltage controlled current source (VCCS) \( i_{ON}(T_{ij}) \). The VCCS is a Thévenin equivalent expression of the \( v_{ON}(T_{ij}) \). During the ON-state, the model shows high conductance with a paralleled VCCS, while under OFF-state the model exhibits low conductance with the paralleled zero-value VCCS. The linear interpolation method has been utilized to estimate \( g_{ON}(T_{ij}) \) and \( v_{ON}(T_{ij}) \) at the operating temperatures between \( T_{25} \) and \( T_{125} \), given as

\[
\begin{align*}
g_{ON}(T_{ij}) &= \frac{T_{ij} - T_{25}}{T_{125} - T_{25}} (g_{ON}(T_{125}) - g_{ON}(T_{25})) + g_{ON}(T_{25}) \quad (1) \\
v_{ON}(T_{ij}) &= \frac{T_{ij} - T_{25}}{T_{125} - T_{25}} (v_{ON}(T_{125}) - v_{ON}(T_{25})) + v_{ON}(T_{25}) \quad (2) \\
i_{ON}(T_{ij}) &= i_{ON}(T_{ij}) \cdot g_{ON}(T_{ij}) \quad (3)
\end{align*}
\]

C. Device Dynamic Electrical Model

The dynamic characteristic of power electronic devices varies from device to device due to the differences in physical structure and the manufacturing process. The device models of dynamic behavior will be introduced separately in this section. The dynamic characteristic curves for the three devices are shown in Fig. 3.

These dynamic characteristics can be described as a transient phenomena of an RC circuit which is a first-order delay circuit. The input and output of the dynamic part in Hammerstein configuration (shown in Fig. 4) are either the values of VCCSs or the conductances, which depend on the selected device and conditions. The first-order delay circuit can be represented in discrete time by applying the bilinear transformation as follows:

\[
\begin{align*}
U_o &= \frac{1}{C_S} = \frac{1}{RCS + 1} \quad (4) \\
S &= \frac{2}{\Delta t_{elect}} \frac{1 - z^{-1}}{1 + z^{-1}} \quad (5) \\
\tau &= R \cdot C \quad (6) \\
U_o &= \frac{\Delta t_{elect} + \Delta t_{elect}z^{-1}}{\Delta t_{elect} + 2\tau + (\Delta t_{elect} - 2\tau)z^{-1}} \quad (7)
\end{align*}
\]

where \( \Delta t_{elect} \) is the electrical circuit simulation time step; \( R \) and \( C \) are the first-order delay circuit parameters; and \( \tau \) is the time constant. The real values of \( R \) and \( C \) are not critical to the simulation. The product of \( R \) and \( C \) influences on the dynamic calculation significantly. Table II shows the time-based transient value of the first-order delay circuit.
Fig. 3. Dynamic characteristics. (a) Diode $Q_{rr}$-di/dt, $I_{rr}$-di/dt curves. (b) Diode $Q_{rr}$-IF, $I_{rr}$-IF curves. (c) Thyristor $I_{rr}$-di/dt curves. (d) Thyristor $Q_{rr}$-di/dt curves. (e) IGBT $t_{ON}$-Lc, $t_{r}$-Lc, $t_{OFF}$-Lc, $t_{f}$-Lc curves. (f) IGBT $I_{d,ON}$-RG, $t_{r}$-RG, $t_{d,OFF}$-RG, $t_{f}$-RG curves.

TABLE II
TRANSIENT PERCENTAGE VALUE OF THE FIRST-ORDER DELAY CIRCUIT

<table>
<thead>
<tr>
<th>Time</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.105τ</td>
<td>90.03%</td>
</tr>
<tr>
<td>1.386τ</td>
<td>25.01%</td>
</tr>
<tr>
<td>2.302τ</td>
<td>10.01%</td>
</tr>
</tbody>
</table>

1) Diode and Thyristor: The dynamic behavior of diode and thyristor are focused on the reverse recovery phenomenon during the turn-OFF time. Compared with the turn-OFF period, the turn-OFF energy loss and the forward recovery phenomenon are negligible. The uncontrolled and half-controlled devices such as diode and thyristor cannot be turned OFF by the gate signal. When the devices meet turn-OFF conditions, the VCCS $i_{ON}(T_{ij})$ inside the static block of the Hammerstein configuration plays a dominant role in the behavioral modeling, while the value of the $g_{ON}(T_{ij})$ inside the static block is set to the standard blocking state. The reverse recovery period can be separated into three periods for transient behavior as follows: 1) static state before turn-OFF; 2) linear decrease of reverse recovery current; and 3) static state decay of reverse recovery current. Fig. 5 shows the detailed separation of the reverse recovery period. During the Stage 1 period, the output of the static block will bypass the dynamic block and be directly linked to the output of the Hammerstein configuration.

During the turn-OFF transient, the value of $di/dt$ is determined by the default gate resistor. The reverse recovering time $t_{rr}$ is estimated by the following equation:

$$t_{rr} = \frac{2Q_{rr}}{I_{rr}}$$

Thus, the complete Hammerstein configuration for either the diode or thyristor can be depicted as in Fig. 4(a).

2) Insulated-Gate Bipolar Transistor: The main dynamic characteristics of IGBT are the rise time (during turn-ON period) and the fall time (during turn-OFF period) of the
D. Device Transient Power Loss Model

The transient power loss model is based on a normalized turn-ON or turn-OFF waveforms. By extracting the parameters from the datasheet, a transient power loss waveform model can be established with approximate timing and shape as shown in Fig. 6. The transient power loss model is separated into two periods, given as

\[ E_{\text{loss}} = E_{\text{loss-linear}} + E_{\text{loss-fod}} \]
\[ = \frac{1}{2} \cdot t_{\text{linear}} \cdot P_{\text{peak}} + \int_{0}^{\infty} P_{\text{peak}} \cdot e^{-t_{\text{fod}}} dt \]
\[ P_{\text{peak}} = \frac{E_{\text{loss}}}{2 \cdot t_{\text{fod}}} \]

where \( E_{\text{loss}} \) is the total power loss during the turn-ON or the turn-OFF period, mentioned in Table I; \( E_{\text{loss-linear}} \) is the power loss in the linear period; \( E_{\text{loss-fod}} \) is the power loss during the first-order delay approximation time; \( t_{\text{linear}} \) is the time of linear region; \( P_{\text{peak}} \) is the peak value of transient power; \( t_{\text{fod}} \) is the timing variable of the first-order delay approximation, and estimated according to the reference time given in Fig. 6.

In electromagnetic transient simulation [56] of power circuits, all components and devices are modeled as a discrete-time companion models consisting of current sources and resistors. The drawback of the proposed Hammerstein configuration is that the node voltage may not represent the real device nodes due to its behavioral nature. The transient power loss model works as a supplement for the proposed device Hammerstein configuration.

E. Device Thermal Network Calculation

The thermal network of the individual device is shown in Fig. 7. The power loss consumption becomes a VCCS inside this network. Cascaded combination of resistor and capacitor pairs has been utilized to compute the junction temperature, given as

\[ T_{\text{vj}}(t) = P_{\text{loss}}(t) \cdot (Z_{\text{thjc}} + Z_{\text{thch}} + Z_{\text{thha}}) + T_{\text{amb}} \]

where \( P_{\text{loss}}(t) \) is the power loss for the individual device; \( T_{\text{amb}} \) is the ambient temperature; and \( Z_{\text{thjc}}, Z_{\text{thch}}, \) and \( Z_{\text{thha}} \) are the thermal impedance from junction to case, case to heat sink, and heat sink to ambient, respectively. In this paper, each individual device is considered to be mounted on a 10-K/KW water-cooled heat sink. The thermal impedances of the devices [64], [65], are shown in Table III. \( \tau_{\text{th}} \) is the multiplication product of \( R_{\text{th}}^i \) and \( C_{\text{th}}^i \).

Higher resistance value in \( Z_{\text{thjc}} \) represents lower heat emission efficiency inside the device. Higher \( \tau_{\text{th}} \) value in \( Z_{\text{thjc}} \) indicates longer delay for the temperature rising and falling. The thermal parameters of the selected thyristor show the best heat emission efficiency, while the ones of the diode present the worst. The calculation for the junction temperature of the
device is given as

\[ T_{vj}(t) = \sum_{i=1}^{6} \Delta T_{th}^{i}(t) + T_{amb} \]

\[ = \sum_{i=1}^{6} \left( \frac{R_{th}^{i}}{2\tau_{th}^{i}} + \Delta t_{thm} \right) (P_{loss}(t) + P_{loss}(t - \Delta t_{thm})) \]

\[ + \frac{2\tau_{th} - \Delta t_{thm}}{2\tau_{th} + \Delta t_{thm}} \Delta T_{th}^{i}(t - \Delta t_{thm}) \] + T_{amb} \tag{12} \]

where \( \Delta t_{thm} \) is the thermal time step.

### III. STUDY CASE: EMRG SYSTEM IN REAL-TIME SOC PLATFORM

This section briefly introduces the Zynq SoC platform. Then it presents the details of the test circuit and its real-time implementation.

#### A. Zynq SoC Platform

The Zynq-7000 All Programmable SoC [62], shown in Fig. 8, consists of a dual-core ARM-based PS and 28-nm FPGA-based PL in a single device, which enables the integration of hardware acceleration using parallelism and high-frequency clocking sequential computation.

The PS contains a dual-core processor, snoop control unit, Level-2 cache, on-chip memory, direct memory access, NEON, floating point unit engine, and the peripheral devices. The NEON engine is a general purpose single instruction multiple data processing structure. Each ARM core in the PS has a 128 b width NEON engine. The engine can process four floating type data or eight integer type data simultaneously by one instruction. With the help of this engine, the parallel and repetitive operations can be significantly accelerated on large data sets.

#### TABLE III

<table>
<thead>
<tr>
<th>Thermal impedance</th>
<th>( Z_{i,th} )</th>
<th>( Z_{i,bth} )</th>
<th>( Z_{i,hth} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>( R_{th,IGBT}^{i} ) [K/kW]</td>
<td>5.854</td>
<td>1.375</td>
<td>0.641</td>
</tr>
<tr>
<td>( \tau_{th,IGBT} ) [ms]</td>
<td>207.4</td>
<td>30.1</td>
<td>7.55</td>
</tr>
<tr>
<td>( R_{th,Diode}^{i} ) [K/kW]</td>
<td>11.54</td>
<td>2.847</td>
<td>1.229</td>
</tr>
<tr>
<td>( \tau_{th,Diode} ) [ms]</td>
<td>203.6</td>
<td>30.1</td>
<td>7.53</td>
</tr>
<tr>
<td>( R_{th,HV}^{i} ) [K/kW]</td>
<td>2.701</td>
<td>0.816</td>
<td>0.326</td>
</tr>
<tr>
<td>( \tau_{th,HV} ) [ms]</td>
<td>947.8</td>
<td>124.9</td>
<td>14.6</td>
</tr>
</tbody>
</table>
The communication between the PS and the PL plays a vital role in the hardware and software co-design process used in this paper. Advanced eXtensible Interface (AXI) is a high-performance communication standard for SoC designs. There are three types of AXI for PS–PL communication: AXI-ACP for coherency; AXI-GP for general purpose; and AXI-HP for high performance. For a large data set, the technical bandwidth of AXI standard varies from 2400 to 9600 MB/s.

**B. Test Circuit Topology**

The EMRG [58]–[61], shown in Fig. 9, has been chosen as the study case to demonstrate the efficacy of the proposed behavioral modeling via the Hammerstein configuration. In the EMRG, two circuit topologies are implemented in the SoC. The smaller network topology is the CC for the capacitors inside the PFN, which consists of the IGBT and diode. The larger network topology is the paralleled PFUs consisting of diodes and thyristors as the energy source for the EMRG.

The CC, shown in Fig. 10(a), is recommended by ABB document [67]. The inductor and the capacitor can be considered as a single component. Thus, the equivalent is a one node circuit.

The PFN circuit, shown in Fig. 10(b), consists of five PFUs and an equivalent inductor and a resistor for the rail. Each PFU is triggered by an optical switch in the rail. The TLM method [57] has been applied to separate the circuit topology for parallel execution. The inductor in the PFU is considered as a lossless transmission line, and the node current expressions are given as

\[
I_m(t - \tau) = I_m(t - 2\tau) + \frac{2}{Z_L} V_m(t - \tau)
\]

and

\[
I_L(t - \tau) = I_L(t - 2\tau) + \frac{2}{Z_L} V_m(t - \tau)
\]

where \(Z_L\) is the equivalent TLM expression of cable inductance in discrete time; \(I_m(t - \tau)\) and \(I_L(t - \tau)\) represent the past history currents of the cable. \(\Delta t_{elect}\) is the electrical simulation time step.

**C. Control System**

The circuit control diagrams are shown in Fig. 11. The control method of the CC is the sliding mode control (SMC) where the charging current can be maintained in a stable range. When the voltage of the capacitor reaches the expected value, the CC will stop working.

The control method of the PFN is based on the projectile location in the rail. The optical switches are located at the specific point. When the projectile passes the optical switch, the corresponding thyristor will be triggered. The design objective of the trigger point is to maintain a stable current for the generation of the Lorentz force during the acceleration process.

**D. Implementation Method**

The CC can be considered as one node circuit after the combination of the inductor and capacitor component. The node voltage calculation for solving the CC is sequential. The PFN circuit utilizes the TLM method to separate the circuit topology consisting of a large circuit matrix into several parallel circuit submatrices.

A performance comparison of PS and PL for both charging and PFN circuit is demonstrated to decide the suitable compute hardware for each circuit. For this purpose, all the power electronic devices are considered as a VCCS in parallel with a resistor under the static thermal state. It should be noted
that the no device-level behavioral calculations are included in the comparison because the fundamental EMTP circuit calculation cannot be optimized much while the device-level behavioral calculation varies from algorithm to algorithm. After the performance test, the results proved that the PS was suitable for the CC with NEON acceleration, while the PL was appropriate for PFN.

In this case, it is reasonable to implement the CC in Cortex A9 Core 0 of the PS and PFN into the PL. The device thermal circuit was implemented in the Cortex A9 Core 1 of the PS. CC and its thermal circuit are communicated by the global signal inside the PS, while PFN and its thermal counterpart are communicated by the AXI standard between PS and PL. The simulation time step for CC is 100 ns, while the time step for PFN one is 2.5 $\mu$s. The thermal circuits for both circuits are calculated at a 10-$\mu$s time step.

E. State Charts

Fig. 12 shows the calculation procedure of the CC and the PFN. The cooperation between Cortex A9 cores and the PS–PL is also indicated in the state charts.

The dashed green states show the initialization of the electrical circuits or the thermal circuits calculation. The dotted blue and the solid red states indicate the repetitive calculation for the electrical and thermal circuit, respectively. The background colors of the state chart specify the compute hardware resource type: either the cores of the PS or the PL.
The Cortex-A9 Core 1 execute the thermal circuit and temperature-dependent parameters calculation. After the initialization, the state chart splits into two calculation loops. The loop selection depends on the charging state of the EMRG system. If the capacitor voltage reaches the desired value and the EMRG system is ready to launch the projectile, the state chart will go into the PFN thermal loop or it will go to the CC thermal loop.

The Cortex A9 Core 0 and PL execute the CC and the PFN circuit, respectively, which will also update the power loss to the Core 0 and get respective parameters for the next step electrical calculation.

**IV. REAL-TIME SOC EMULATION RESULTS AND DISCUSSION**

### A. Compute Hardware Resource Selection and Performance

Table IV shows the performance comparison for both the CC and the PFN circuit. The hardware configurations are indicated at the top of Table IV. The number of Ox is the optimization level of the NEON engine. Level-3 (O3) is the highest level of NEON instruction optimization by the compiler in Xilinx software development kit. The NEON engine can theoretically accelerate the execution speed up to four times faster in floating type data processing. In the PL, high-level synthesis (HLS) is utilized to optimize the corresponding code to reduce the overall latency. In Table IV, the execution speed under different applied condition are shown for both CC and PFN. The Level-3 optimization achieves the shortest computation delay in the Core 0 of PS. However, the execution time of PL for PFN is 34% shorter than the one in PS. This is because the PFN consists of six paralleled subcircuit, which fits the highly parallel FPGA execution architecture. CC is a sequential topology which can utilize the advantage of high-sequential clocking computation feature in Core 0 of PS. The execution time of CC in Core 0 is 77.3 times faster than the one in PL. In this case, it can be concluded that CC is suitable for PS while PFN is appropriate for PL.

Table V illustrates the PL resource utilization in the performance comparison. Compared with the CC, the PFN circuit consumes relatively higher computational resource due to larger sized circuit topology. The thermal calculation is implemented on the other core of the PS. The proposed implementation method will be validated in the next section.

### B. Results of Full Circuit Implementation

Figs. 13–15 show the real-time implementation results of the full circuit topology. Fig. 13(a) demonstrates the diode
Fig. 13. System-level and device-level results for CC and PFN from real-time hardware emulation (top subfigure) and off-line simulation by SaberRD software (bottom subfigure). (a) IGBT and diode turn-ON and turn-OFF transient current. (b) Charging current in the CC. (c) Junction temperature for IGBT and diode. (d) Capacitor voltage in the CC. Scale: (a) x-axis: 0.002 ms/div; (b) and (d) x-axis: 2 ms/div; and (c) x-axis: 50 ms/div.
Fig. 14. System-level and device-level results for CC and PFN from real-time hardware emulation (top subfigure) and off-line simulation by SaberRD software (bottom subfigure). (a) S0 averaged power loss in each thermal step for the CC. (b) D0 averaged power loss in each thermal step for the CC. (c) Load current in the PFN. (d) S1 current in the PFN. Scale: (a) and (b) x-axis: 0.2 ms/div; (c) and (d) x-axis: 0.5 ms/div.
and IGBT turn-ON and turn-OFF transient waveform. When turned ON, IGBT shows overshoot phenomenon which is mainly introduced by the reverse recovery of diode inside the circuit topology. When turned OFF, IGBT shows tail current in the transient due to the recombination of minority carriers. Fig. 13(b) and (d) demonstrates the charging current and capacitor voltage, respectively. The sawtooth shape of charging current is due to the SMC, which intend to maintain the charging current at a stable range. With a stable charging current, the voltage of the capacitor shows a linear increase, which is regarded as a safe strategy for the device. Fig. 13(c) shows the temperature variation during the charging period. CC stopped charging at $t_{stop}$ when the capacitor voltage reached 450 V. Fig. 14(a) and (b) shows the averaged power loss of diode and IGBT in each thermal time step $\Delta t_{thm}$, respectively. Both turn-ON and turn-OFF average power loss in each thermal time step are considered in IGBT thermal network while only turn-OFF is included for the diode. In Fig. 14(c), the envelop of the projectile indicated different PFU energy release time in EMRG system. Fig. 14(d) shows $S_1$ current in the PFN circuit. The small difference between the results can be considered as the consequence of the extreme application
condition whose physical parameters may not be precisely described in the datasheet. After releasing the energy, S1 takes a relatively long time to cool down. In Fig. 15(a) and (b), the velocity and distance of the projectile are shown, respectively, with the peak indication of each PFU energy release. The initial injector velocity is 140 m/s and projectile exit velocity is 2615.4 m/s after the acceleration period. The projectile exit length is 7.23 m. Fig. 15(c) and (d) shows the diode’s averaged power loss and the junction temperature, respectively, in each thermal time step. The temperature jumped over 20 °C in less than 1 ms, which indicates that the heat emission efficiency is relatively low. In Fig. 15(e) and (f), the thyristor’s averaged power loss and the junction temperature, respectively, in each thermal time step are shown. Compared with the diode, the thyristor shows relatively higher heat emission efficiency regarding temperature variation range.

Table VI explains the latencies of the CC with device-level behavioral and thermal calculation. The emulation time step of the CC is 100 ns, while the time step of its thermal calculation is 10 μs. A shorter time step in thermal calculation do not improve the accuracy in the thermal dynamic. The electrical circuit (Core 0) will update the power loss to the thermal circuit (Core 1) every 100 times. With fewer Core–Core data transmission, the emulation of both thermal and electrical side can be accelerated and the accuracy of both sides remains the same under the circumstance. The thermal circuit (Core 1) update the temperature-dependent parameters to the electrical circuit (Core 0) in the next time step. These temperature-dependent parameters are critical in the calculation of the equivalent electrical model in the equations and figures in Section II. The latency of the electrical circuit (Core 0), the thermal circuit (Core 1), electrical to thermal circuit communication (Core 0–Core 1), and thermal to electrical circuit communication (Core 1–Core 0) are 87.5, 1540, 115, and 52.5 ns, respectively. The averaged delay per time step is less than the required time step 100 ns.

Table VII shows the latencies of the PFN with device-level behavioral and thermal calculation. The emulation time step of the PFN is 2.5 μs, while the time step of its thermal calculation is 10 μs. By applying smaller time step, the accuracy of the thermal dynamic will not be improved but the execution time can be enlarged enormously. The electrical circuit (PL) of the PFN updates the power loss to the thermal circuit (Core 1) every four steps. The thermal circuit (Core 1) updates the temperature-dependent parameters to the electrical circuit (PL) in the next time step. These temperature-dependent parameters have been applied in the Hammerstein configuration modeling in Section II. The latency of the electrical circuit (PL) of four time steps, thermal circuit (Core 1), electrical to thermal circuit communication, and thermal to electrical circuit communication are 2280, 875, 2115, and 1525 ns, respectively. Although the communication delay between the PS and PL is 20 times larger than the Core–Core one, the thermal and electrical circuits of PFN still run in real-time with the proper allocation of computation hardware resource. The averaged delay per time step is less than the required time step 2500 ns. The PL is controlled by Core 1 and works as a hardware accelerator for the electrical circuit to compute the results of four time steps.
TABLE VIII
PL RESOURCE UTILIZATION FOR THE PFN CIRCUIT WITH DEVICE-LEVEL BEHAVIORAL CALCULATIONS

<table>
<thead>
<tr>
<th>BRAM</th>
<th>DSP</th>
<th>FF</th>
<th>LUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>68 (6%)</td>
<td>390 (43%)</td>
<td>93418 (21%)</td>
<td>159979 (73%)</td>
</tr>
</tbody>
</table>

TABLE IX
COMPARISON OF DEVICE SWITCHING TIMES AND AVERAGE POWER DISSIPATION

<table>
<thead>
<tr>
<th>SaberRD®</th>
<th>SoC</th>
<th>Error (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_s$ (IGBT)</td>
<td>248.5ns</td>
<td>242.6ns</td>
</tr>
<tr>
<td>$t_f$ (IGBT)</td>
<td>392.2ns</td>
<td>405.6ns</td>
</tr>
<tr>
<td>$t_{rr}$ (Diode)</td>
<td>1041µs</td>
<td>1027µs</td>
</tr>
<tr>
<td>$P_{on}$ (IGBT)</td>
<td>22.76W</td>
<td>23.56W</td>
</tr>
<tr>
<td>$P_{off}$ (IGBT)</td>
<td>28.93W</td>
<td>29.96W</td>
</tr>
<tr>
<td>$P_{cond}$ (IGBT)</td>
<td>0.38kW</td>
<td>0.40kW</td>
</tr>
<tr>
<td>$P_{rr}$ (Diode)</td>
<td>25.21W</td>
<td>25.36W</td>
</tr>
<tr>
<td>$P_{cond}$ (Diode)</td>
<td>0.16kW</td>
<td>0.17kW</td>
</tr>
<tr>
<td>CC switching at 14kHz</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>PUF energy release in 5V1s</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{rr}$ (Thyristor)</td>
</tr>
<tr>
<td>$P_{rr}$ (Diode)</td>
</tr>
<tr>
<td>$P_{cond}$ (Diode)</td>
</tr>
<tr>
<td>$P_{rr}$ (Thyristor)</td>
</tr>
<tr>
<td>$P_{cond}$ (Thyristor)</td>
</tr>
</tbody>
</table>

Table VIII presents the PL resource utilization of the PFN circuit. It is clear that the higher computation resource consumption is required due to the higher complexity of the device-level transient behavioral calculation.

In Fig. 16, the accuracy comparison of TSSM, the proposed HCM, and SaberRD has been demonstrated. TSSM and HCM are implemented in the real-time SoC platform with a 100-ns time step. The execution times for the TSSM are shown in Table IV, while the execution times for HCM are shown in Tables VI and VII. The SaberRD model is demonstrated in 0.1 and 20 ns time step. The SaberRD model cannot converge at the 100-ns time step and the accuracy of the 20-ns result gets worse in the simulation, especially during the IGBT turn-on and diode turn-off periods. SaberRD takes 1.5 h with a 0.1-ns time step and 92 s with a 20-ns time step for a 10-ms simulation.

In Fig. 17, the frequency response of the proposed Hammerstein behavioral models for the diode, thyristor, and IGBT are shown. The expanded windows show the normal operating frequency (circled). The highest switching frequency applied in this paper for diode and IGBT is 14 kHz. Although the thyristor is not switching at 60 Hz (circled) in this paper, it can be considered as the reference for normal phase control switching frequency. The temperature variation has little impact on the frequency response. The operating range for the proposed diode, thyristor, and IGBT model are 0–0.882 MHz, 0–2830 Hz, and 0–0.54 MHz, respectively, within 1% error.

In Table IX, the switching times and average power dissipation of diode, thyristor, and IGBT are compared from off-line SaberRD simulation and real-time SoC emulation under two conditions. The first condition is that the CC is switching at a steady frequency at 14 kHz. The second condition is during the energy release period of a single PUF. The time step for SaberRD and SoC emulation is 0.1 and 100 ns, respectively, within 1% error.

Table IX presents the PL resource utilization of the PFN circuit. It is clear that the higher computation resource consumption is required due to the higher complexity of the device-level transient behavioral calculation.

In Fig. 16, the accuracy comparison of TSSM, the proposed HCM, and SaberRD has been demonstrated. TSSM and HCM are implemented in the real-time SoC platform with a 100-ns time step. The execution times for the TSSM are shown in Table IV, while the execution times for HCM are shown in Tables VI and VII. The SaberRD model is demonstrated in 0.1 and 20 ns time step. The SaberRD model cannot converge at the 100-ns time step and the accuracy of the 20-ns result gets worse in the simulation, especially during the IGBT turn-on and diode turn-off periods. SaberRD takes 1.5 h with a 0.1-ns time step and 92 s with a 20-ns time step for a 10-ms simulation.

In Fig. 17, the frequency response of the proposed Hammerstein behavioral models for the diode, thyristor, and IGBT are shown. The expanded windows show the normal operating frequency (circled). The highest switching frequency applied in this paper for diode and IGBT is 14 kHz. Although the thyristor is not switching at 60 Hz (circled) in this paper, it can be considered as the reference for normal phase control switching frequency. The temperature variation has little impact on the frequency response. The operating range for the proposed diode, thyristor, and IGBT model are 0–0.882 MHz, 0–2830 Hz, and 0–0.54 MHz, respectively, within 1% error.

In Table IX, the switching times and average power dissipation of diode, thyristor, and IGBT are compared from off-line SaberRD simulation and real-time SoC emulation under two conditions. The first condition is that the CC is switching at a steady frequency at 14 kHz. The second condition is during the energy release period of a single PUF. The time step for SaberRD and SoC emulation is 0.1 and 100 ns, respectively. As can be seen, there is good agreement of the results.

V. CONCLUSION

This paper proposed and emulated the real-time device-level dynamic electrothermal models for diode, thyristor, and IGBT
based on Hammerstein configuration on a SoC-based hardware and software codesign platform for the application of EMRG system. The Hammerstein configuration modeling procedures reduce the complexity of building accurate device-level power electronic models. The modeling procedure of the static and dynamic electrical models, transient power loss model, and thermal network calculation is given based on the dedicated device datasheet. The proposed models have been validated in two circuits of the EMRG system and compared with the result from the off-line device-level software SaberRD. Based on the different topology of the CC and the PFN circuit inside the EMRG system, the hardware compute performance comparison, selection, and acceleration have enabled the goal of real-time execution. Future work is planned for the application of the Hammerstein-based nonlinear modeling for more complex power converter systems for industrial applications.

APPENDIX

Parameters for EMRG test circuits are as follows:

A. CC: \( L_{\text{charge}} = 200 \ \mu H \), \( V_{\text{DC}} = 1800 \ \text{V} \)

B. PFN: \( L^* = 0.327 \ \mu H/\text{m}, R_{rail} = 0.38m \ \Omega, L_{rail} = 0.30 \ \mu H, C_j = 0.3 \ F, R_{sable} = 50 \ \mu \Omega, L_{sable} = 1 \ \mu H, R_{adi} = 8 \ \mu \Omega, \) where \( i = 1, 2, 3, 4, 5 \)

REFERENCES


Tian Liang (S’16) received the B.Eng. degree in electrical engineering from Nanjing Normal University, Nanjing, China, in 2011, and the M.Eng. degree in biomedical engineering from Tsinghua University, Beijing, China, in 2014. He is currently pursuing the Ph.D. degree in electrical and computer engineering with the University of Alberta, Edmonton, AB, Canada.

His current research interests include real-time emulation of power systems, power electronics, and system-on-chip.

Venkata Dinavahi (SM’08) received the Ph.D. degree from the University of Toronto, Toronto, ON, Canada, in 2000.

He is currently a Professor in Electrical and Computer Engineering with the University of Alberta, Edmonton, AB, Canada. His current research interests include real-time simulation of power systems and power electronic systems, large-scale system simulation, and parallel and distributed computing.